yangshenbo
/
lin-win-share
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

wave_produce try

This commit is contained in:
yangshenbo 2026-03-13 16:42:44 +08:00
parent c5330a6316
commit 59487f9128
409 changed files with 38903 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

71
DA4008_V1.2/case/config/try/flattop.txt Normal file
View File

@ -0,0 +1,71 @@
00100000
0000000c
04000002
800003e8
04004002
00200000
00000100
04030100
0b090706
110f0e0c
17161412
1d1c1a19
2422211f
2a282725
302f2d2c
37353332
3d3b3a38
4342403e
4a484645
504e4d4b
56555351
5c5b5958
6361605e
69676664
6f6e6c6b
76747271
7c7a7977
82817f7d
89878584
8f8d8c8a
95949290
9b9a9897
a2a09f9d
a8a6a5a3
aeadabaa
b5b3b1b0
bbb9b8b6
c1c0bebc
c8c6c4c3
c3c4c6c8
bcbec0c1
b6b8b9bb
b0b1b3b5
aaabadae
a3a5a6a8
9d9fa0a2
97989a9b
90929495
8a8c8d8f
84858789
7d7f8182
77797a7c
71727476
6b6c6e6f
64666769
5e606163
58595b5c
51535556
4b4d4e50
4546484a
3e404243
383a3b3d
32333537
2c2d2f30
2527282a
1f212224
191a1c1d
12141617
0c0e0f11
0607090b
00010304

261
DA4008_V1.2/case/config/try/sine_1g.txt Normal file
View File

@ -0,0 +1,261 @@
00100000
00000004
0c000010
00200000
00000400
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a79380
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c7f
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80
0e192635
02010207
26190e07
6c584635
b9a7937f
f1e6d9ca
fdfffdf8
d9e6f1f8
93a7b9ca
46586c80

2
DA4008_V1.2/sim/chip_top/case_temp.txt Normal file
View File

@ -0,0 +1,2 @@
../../../../case/config/try//sine_1g.txt

16
DA4008_V1.2/sim/chip_top/compile.log Normal file
View File

@ -0,0 +1,16 @@
Command: vcs -full64 -j8 -sverilog +lint=TFIPC-L +v2k -debug_access+all -debug_region+cell+encrypt \
-P /opt/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas_new_dumper.tab \
/opt/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a +define+DUMP_FSDB \
-lca -q -timescale=1ns/1ps +nospecify -l compile.log -cm line+cond+fsm+tgl+branch \
-cm_dir ./coverage/simv.vdb -f filelist_vlg.f +incdir+./../../rtl/define +incdir+./../../rtl/qubitmcu \
+incdir+./../../model
Warning-[LCA_FEATURES_ENABLED] Usage warning
LCA features enabled by '-lca' argument on the command line. For more
information regarding list of LCA features please refer to Chapter "LCA
features" in the VCS/VCS-MX Release Notes
The design hasn't changed and need not be recompiled.
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

16
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/.cmoptions Normal file
View File

@ -0,0 +1,16 @@
Instrument
cond 3
line 3
fsm 65539
tgl 8
assign 0
obc 0
path 0
branch 3
Count 0
Glitch -1
cm_tglmda 0
cm_tglstructarr 0
cm_tglcount 0
cm_hier 0
cm_assert_hier 0

0
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/.mode64 Normal file
View File

1
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/.vdb_version Normal file
View File

@ -0,0 +1 @@
O-2018.09-SP2

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/auxiliary/dve_debug.xml Normal file
View File

Binary file not shown.

11
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/auxiliary/verilog.instance_parameters.txt Normal file
View File

@ -0,0 +1,11 @@
TB.U_da4008_chip_top.digital_top.pulse_inst_sync.SM_IDLE0
TB.U_da4008_chip_top.digital_top.pulse_inst_sync.SM_WAIT1
TB.U_da4008_chip_top.digital_top.pulse_inst_sync.SM_WORK2
TB.U_da4008_chip_top.digital_top.U_spi_slave.U_spi_sys.IDLE0
TB.U_da4008_chip_top.digital_top.U_spi_slave.U_spi_sys.READ3
TB.U_da4008_chip_top.digital_top.U_spi_slave.U_spi_sys.RECVCMD1
TB.U_da4008_chip_top.digital_top.U_spi_slave.U_spi_sys.WRITE2
TB.U_da4008_chip_top.digital_top.U_awg_top.awg_ctrl_inst.CMD1
TB.U_da4008_chip_top.digital_top.U_awg_top.awg_ctrl_inst.HOLD3
TB.U_da4008_chip_top.digital_top.U_awg_top.awg_ctrl_inst.IDLE0
TB.U_da4008_chip_top.digital_top.U_awg_top.awg_ctrl_inst.WAVE2

55
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/auxiliary/verilog.sourceinfo.xml Normal file
View File

@ -0,0 +1,55 @@
<?xml version="1.0"?>
<!DOCTYPE cov SYSTEM "ucdb_srcinfo.dtd">
<srcinfo name="/home/shbyang/Desktop/workplace/lin-win-share/DA4008_V1.2/sim/chip_top" >
<ucapi_version major_ver="13" minor_ver="1" patch_str="O-2018.09-SP2" />
<fileinfo name="../../rtl/define/chip_define.v" id="0" />
<fileinfo name="../../lib/tphn28hpcpgv18.v" id="1" />
<fileinfo name="../../lib/tsdn28hpcpuhdb4096x128m4mw_170a_ffg0p99v0c.v" id="2" />
<fileinfo name="../../rtl/io/iopad.v" id="3" />
<fileinfo name="./../../rtl/define/../define/chip_define.v" id="4" />
<fileinfo name="./../../rtl/define/../define/chip_undefine.v" id="5" />
<fileinfo name="../../rtl/systemregfile/systemregfile.v" id="6" />
<fileinfo name="../../rtl/dacif/dacif.v" id="7" />
<fileinfo name="../../rtl/fifo/syn_fwft_fifo.v" id="8" />
<fileinfo name="../../rtl/dac_regfile/dac_regfile.v" id="9" />
<fileinfo name="../../rtl/lvds/ulink_rx.sv" id="10" />
<fileinfo name="../../rtl/rstgen/rst_gen_unit.v" id="11" />
<fileinfo name="../../rtl/rstgen/rst_sync.v" id="12" />
<fileinfo name="../../rtl/comm/sirv_gnrl_xchecker.v" id="13" />
<fileinfo name="../../rtl/comm/pulse_generator.sv" id="14" />
<fileinfo name="../../rtl/comm/sirv_gnrl_dffs.v" id="15" />
<fileinfo name="../../rtl/comm/syncer.v" id="16" />
<fileinfo name="../../rtl/comm/ramp_gen.v" id="17" />
<fileinfo name="../../rtl/memory/tsmc_dpram.v" id="18" />
<fileinfo name="../../rtl/memory/sram_if.sv" id="19" />
<fileinfo name="../../rtl/memory/sram_dmux.sv" id="20" />
<fileinfo name="../../rtl/memory/dpram.v" id="21" />
<fileinfo name="../../rtl/memory/bhv_spram.v" id="22" />
<fileinfo name="../../rtl/memory/spram.v" id="23" />
<fileinfo name="../../rtl/clk/clk_regfile.v" id="24" />
<fileinfo name="../../rtl/awg/awg_top.sv" id="25" />
<fileinfo name="../../rtl/awg/awg_ctrl.v" id="26" />
<fileinfo name="../../rtl/dem/DEM_PhaseSync_4008.sv" id="27" />
<fileinfo name="../../rtl/dem/DA4008_DEM_Parallel_PRBS_1CH.v" id="28" />
<fileinfo name="../../rtl/dem/DA4008_DEM_Parallel_PRBS_64CH.v" id="29" />
<fileinfo name="../../rtl/top/da4008_chip_top.sv" id="30" />
<fileinfo name="../../rtl/top/digital_top.sv" id="31" />
<fileinfo name="../../rtl/spi/spi_bus_decoder.sv" id="32" />
<fileinfo name="../../rtl/spi/spi_slave.v" id="33" />
<fileinfo name="../../rtl/spi/spi_pll.v" id="34" />
<fileinfo name="../../rtl/spi/spi_sys.v" id="35" />
<fileinfo name="../../model/clock_tb.v" id="36" />
<fileinfo name="../../model/spi_if.sv" id="37" />
<fileinfo name="../../model/clk_gen.v" id="38" />
<fileinfo name="../../model/DEM_Reverse_64CH.v" id="39" />
<fileinfo name="../../model/DEM_Reverse.v" id="40" />
<fileinfo name="../../model/reset_tb.v" id="41" />
<fileinfo name="../../model/DW_stream_sync.v" id="42" />
<fileinfo name="../../model/DW_reset_sync.v" id="43" />
<fileinfo name="../../model/DW_sync.v" id="44" />
<fileinfo name="../../model/DW_pulse_sync.v" id="45" />
<fileinfo name="../../sim/chip_top/TB.sv" id="46" />
<fileinfo name="../../model/SPI_DRIVER.sv" id="47" />
<fileinfo name="../../model/LVDS_DRIVER.sv" id="48" />
<fileinfo name="../../rtl/define/chip_undefine.v" id="49" />
</srcinfo>

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/design/verilog.design.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/branch.verilog.shape.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/cond.verilog.exclude.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/cond.verilog.shape.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/fsm.verilog.exclude.xml Normal file
View File

Binary file not shown.

132
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/fsm.verilog.generated_config.txt Normal file
View File

@ -0,0 +1,132 @@
// Synopsys, Inc.
// User: shbyang
// Date: Fri Mar 13 14:54:44 2026
// ==================================================================================================
// This config file prototype is produced from the last run using the complete list of extracted fsms.
// Please note that by providing your own description of the module you are enforcing what will be
// extracted for that module.
// Copy this file to your source directory and edit it as described below,
// then pass the file to VCS using the -cm_fsmcfg command line option.
// FSMs will be extracted normally for any module not mentioned in this file
// ==================================================================================================
// 1. For every module that you want to specify yourself, use:
// MODULE==name
// -----------------------------------------------------
// The following options are defining the behavior on the module level.
// -----------------------------------------------------
// 1.1 You can control what fsms should be used within this module:
// FSMS=AUTO
// this means that you want VCS to automatically extract all
// detectable FSMs from this module.
// -----------------------------------------------------
// FSMS=EXCLUDE
// this means that you want all fsms except the ones from the list that follows
// if the list is empty, all fsms will be extracted for this module
// -----------------------------------------------------
// FSMS=RESTRICT
// this means that you want only the fsms from the list that follows
// if the list is empty, no fsms will be extracted for this module
// -----------------------------------------------------
// If none of these options are specified, the program will assume FSMS=RESTRICT
// -----------------------------------------------------
// 1.2 You can specify that the state with the minimal value should be used as a
// start state for all sequences in every fsm in the module.
// FSMS=START_STATE_DFLT
// For any particular fsm you can overwrite this behavior inside its description.
// -----------------------------------------------------
// 2. Each fsm description in the list of fsms should be specified as follows:
// 2.1 provide the current state variable declaration:
// CURRENT= name of the current state variable
// -----------------------------------------------------
// 2.2 if next state variable is different from the current state provide:
// NEXT= next state variable
// if you don't use NEXT=, the program will assume that CURRENT and NEXT are the same
// -----------------------------------------------------
// 2.3 if you want to provide the restrictive the list of states, provide:
// STATES= s0,s1 etc. where s0 is either a name or a value of the state
// if you don't use STATES=, the program will assume that you want to use all states
// -----------------------------------------------------
// 2.4 if you want to ignore some states, specify them in the following list:
// STATES_X= s0,s1, etc.
// -----------------------------------------------------
// 2.5 if you want to mark, that some states should never be reached, specify them as a list:
// STATES_NEVER= s0,s1, etc.
// -----------------------------------------------------
// 2.6 similar to the STATES, if you want to provide the restrictive the list of transitions, specify:
// TRANSITIONS= s0->s1,s1->s2, etc.
// -----------------------------------------------------
// 2.7 similar to the STATES_X, if you want to ignore some transitions, specify them in the following list:
// TRANSITIONS_X= s0->s1,s1->s2, etc.
// -----------------------------------------------------
// 2.8 similar to the STATES_NEVER,if you want to mark, that some transitions should never occur,
// specify them as a list:
// TRANSITIONS_NEVER= s0->s1,s1->s2, etc.
// -----------------------------------------------------
// 2.9 if you want to specify the start state use:
// START_STATE= s0
// -----------------------------------------------------
// Please note:
// - that a state in every list can be specified either by name or by value.
// - in specifying the transitions you can use * in order to refer to 'any' state.
// ==================================================================================================
// Uncomment and modify the following 2 line to override default FSM sequence limits for all FSMs in the design.
//SEQ_NUMBER_MAX=10000
//SEQ_LENGTH_MAX=32
MODULE=pulse_generator
CURRENT=current_state
NEXT=current_state
STATES=SM_IDLE,SM_WAIT,SM_WORK
TRANSITIONS=SM_IDLE->SM_WAIT,
SM_WAIT->SM_IDLE,
SM_WAIT->SM_WORK,
SM_WORK->SM_IDLE
MODULE=spi_sys
CURRENT=state_c
NEXT=qout
STATES=IDLE,READ,RECVCMD,WRITE
TRANSITIONS=IDLE->RECVCMD,
READ->IDLE,
RECVCMD->IDLE,
RECVCMD->READ,
RECVCMD->WRITE,
WRITE->IDLE
MODULE=awg_ctrl
CURRENT=state_c
NEXT=qout
STATES=CMD,HOLD,IDLE,WAVE
TRANSITIONS=CMD->HOLD,
CMD->WAVE,
HOLD->IDLE,
HOLD->WAVE,
IDLE->CMD,
WAVE->HOLD,
WAVE->IDLE
MODULE=ulink_rx_train
CURRENT=state_c
NEXT=qout
STATES=SM_DOWN,SM_EXIT,SM_MATCH,SM_READY
TRANSITIONS=SM_DOWN->SM_MATCH,
SM_EXIT->SM_DOWN,
SM_EXIT->SM_READY,
SM_MATCH->SM_DOWN,
SM_MATCH->SM_EXIT,
SM_READY->SM_DOWN
MODULE=ulink_frame_receiver
CURRENT=word_state_c
NEXT=qout
STATES=S_IDLE,S_WORD0,S_WORD1,S_WORD2,S_WORD3
TRANSITIONS=S_IDLE->S_WORD0,
S_WORD0->S_WORD1,
S_WORD1->S_WORD2,
S_WORD2->S_WORD3,
S_WORD3->S_IDLE
MODULE=ulink_frame_receiver
CURRENT=state_c
NEXT=qout
STATES=ST_CRC,ST_DATA,ST_HEAD,ST_IDLE
TRANSITIONS=ST_CRC->ST_IDLE,
ST_DATA->ST_CRC,
ST_HEAD->ST_DATA,
ST_IDLE->ST_HEAD

129
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/fsm.verilog.shape.xml Normal file
View File

@ -0,0 +1,129 @@
<?xml version="1.0"?>
<!DOCTYPE cov SYSTEM "ucdb_fsm.dtd">
<fsm count="0" noconst="0" >
<ucapi_version major_ver="13" minor_ver="1" patch_str="O-2018.09-SP2" />
<fsmdef file="14" name="pulse_generator" lib="" parameterized="1" >
<fsmshape >
<fsmfsm name="current_state" id="0" width="2" line="27" chksum="1475478335" >
<state name="SM_IDLE" value="parameterized" id="0" flag="L" line="27" />
<state name="SM_WAIT" value="parameterized" id="1" flag="L" line="30" />
<state name="SM_WORK" value="parameterized" id="2" flag="L" line="31" />
<transition fromid="0" toid="1" flag="L" line="30" />
<transition fromid="1" toid="0" flag="L" line="27" />
<transition fromid="1" toid="2" flag="L" line="31" />
<transition fromid="2" toid="0" flag="L" line="27" />
</fsmfsm>
</fsmshape>
<fsminst name="TB.U_da4008_chip_top.digital_top.pulse_inst_sync" />
</fsmdef>
<fsmdef file="35" name="spi_sys" lib="" parameterized="1" >
<fsmshape >
<fsmfsm name="state_c" id="0" width="2" line="206" chksum="2589023488" >
<state name="IDLE" value="parameterized" id="0" flag="L" line="206" />
<state name="READ" value="parameterized" id="1" flag="L" line="206" />
<state name="RECVCMD" value="parameterized" id="2" flag="L" line="206" />
<state name="WRITE" value="parameterized" id="3" flag="L" line="206" />
<transition fromid="0" toid="2" flag="L" line="206" />
<transition fromid="1" toid="0" flag="L" line="206" />
<transition fromid="2" toid="0" flag="L" line="206" />
<transition fromid="2" toid="1" flag="L" line="206" />
<transition fromid="2" toid="3" flag="L" line="206" />
<transition fromid="3" toid="0" flag="L" line="206" />
</fsmfsm>
</fsmshape>
<fsminst name="TB.U_da4008_chip_top.digital_top.U_spi_slave.U_spi_sys" />
</fsmdef>
<fsmdef file="26" name="awg_ctrl" lib="" parameterized="1" >
<fsmshape >
<fsmfsm name="state_c" id="0" width="3" line="76" chksum="2071008238" >
<state name="CMD" value="parameterized" id="0" flag="L" line="76" />
<state name="HOLD" value="parameterized" id="1" flag="L" line="76" />
<state name="IDLE" value="parameterized" id="2" flag="L" line="76" />
<state name="WAVE" value="parameterized" id="3" flag="L" line="76" />
<transition fromid="0" toid="1" flag="L" line="76" />
<transition fromid="0" toid="3" flag="L" line="76" />
<transition fromid="1" toid="2" flag="L" line="76" />
<transition fromid="1" toid="3" flag="L" line="76" />
<transition fromid="2" toid="0" flag="L" line="76" />
<transition fromid="3" toid="1" flag="L" line="76" />
<transition fromid="3" toid="2" flag="L" line="76" />
</fsmfsm>
</fsmshape>
<fsminst name="TB.U_da4008_chip_top.digital_top.U_awg_top.awg_ctrl_inst" />
</fsmdef>
<fsmdef file="10" name="ulink_rx_train" lib="" chksum="3585652840" >
<fsmshape >
<fsmfsm name="state_c" id="0" width="2" line="631" chksum="3585652840" >
<state name="SM_DOWN" value="0" id="0" flag="L" line="631" />
<state name="SM_EXIT" value="2" id="1" flag="L" line="631" />
<state name="SM_MATCH" value="1" id="2" flag="L" line="631" />
<state name="SM_READY" value="3" id="3" flag="L" line="631" />
<transition fromid="0" toid="2" flag="L" line="631" />
<transition fromid="1" toid="0" flag="L" line="631" />
<transition fromid="1" toid="3" flag="L" line="631" />
<transition fromid="2" toid="0" flag="L" line="631" />
<transition fromid="2" toid="1" flag="L" line="631" />
<transition fromid="3" toid="0" flag="L" line="631" />
</fsmfsm>
</fsmshape>
<fsminst name="TB.U_da4008_chip_top.digital_top.dut.u_train" />
</fsmdef>
<fsmdef file="10" name="ulink_frame_receiver" lib="" chksum="3048501482" >
<fsmshape >
<fsmfsm name="word_state_c" id="0" width="3" line="336" chksum="1242571120" >
<state name="S_IDLE" value="0" id="0" flag="L" line="336" />
<state name="S_WORD0" value="1" id="1" flag="L" line="336" />
<state name="S_WORD1" value="2" id="2" flag="L" line="336" />
<state name="S_WORD2" value="3" id="3" flag="L" line="336" />
<state name="S_WORD3" value="4" id="4" flag="L" line="336" />
<transition fromid="0" toid="1" flag="L" line="336" />
<transition fromid="1" toid="2" flag="L" line="336" />
<transition fromid="2" toid="3" flag="L" line="336" />
<transition fromid="3" toid="4" flag="L" line="336" />
<transition fromid="4" toid="0" flag="L" line="336" />
</fsmfsm>
<fsmfsm name="state_c" id="1" width="3" line="396" chksum="3651469904" >
<state name="ST_CRC" value="3" id="0" flag="L" line="396" />
<state name="ST_DATA" value="2" id="1" flag="L" line="396" />
<state name="ST_HEAD" value="1" id="2" flag="L" line="396" />
<state name="ST_IDLE" value="0" id="3" flag="L" line="396" />
<transition fromid="0" toid="3" flag="L" line="396" />
<transition fromid="1" toid="0" flag="L" line="396" />
<transition fromid="2" toid="1" flag="L" line="396" />
<transition fromid="3" toid="2" flag="L" line="396" />
</fsmfsm>
</fsmshape>
<fsminst name="TB.U_da4008_chip_top.digital_top.dut.u_frame" />
</fsmdef>
<metric_sig chksum="DAB84131285F65367DFE7F8F286B011775CD0243" />
</fsm>

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/line.verilog.exclude.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/line.verilog.shape.xml Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/simv.vdb/snps/coverage/db/shape/tgl.verilog.shape.xml Normal file
View File

Binary file not shown.

0
DA4008_V1.2/sim/chip_top/coverage/try.vdb/.mode64 Normal file
View File

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/branch.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/cond.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/fsm.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/line.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/siminfo.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/flattop/tgl.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/branch.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/cond.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/fsm.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/line.verilog.data.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/siminfo.xml vendored Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/coverage/try.vdb/snps/coverage/db/testdata/sine_1g/tgl.verilog.data.xml vendored Normal file
View File

Binary file not shown.

116
DA4008_V1.2/sim/chip_top/csrc/Makefile Normal file
View File

@ -0,0 +1,116 @@
# Makefile generated by VCS to build your model
# This file may be modified; VCS will not overwrite it unless -Mupdate is used
# define default verilog source directory
VSRC=..
# Override TARGET_ARCH
TARGET_ARCH=
# Choose name of executable
PRODUCTBASE=$(VSRC)/simv
PRODUCT=$(PRODUCTBASE)
# Product timestamp file. If product is newer than this one,
# we will also re-link the product.
PRODUCT_TIMESTAMP=product_timestamp
# Path to runtime library
DEPLIBS=
VCSUCLI=-lvcsucli
RUNTIME=-lvcsnew -lsimprofile -lreader_common /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libBA.a -luclinative /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o $(DEPLIBS)
VCS_SAVE_RESTORE_OBJ=/opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
# Select your favorite compiler
# Linux:
VCS_CC=gcc
# Internal CC for gen_c flow:
CC_CG=gcc
# User overrode default CC:
VCS_CC=gcc
# Loader
LD=g++
# Strip Flags for target product
STRIPFLAGS=
PRE_LDFLAGS= # Loader Flags
LDFLAGS= -rdynamic -Wl,-rpath=/opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib -L/opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib
# Picarchive Flags
PICLDFLAGS=-Wl,-rpath-link=./ -Wl,-rpath='$$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$$ORIGIN'/simv.daidir//scsim.db.dir
# C run time startup
CRT0=
# C run time startup
CRTN=
# Machine specific libraries
SYSLIBS=/opt/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm -lc -lpthread -ldl
# Default defines
SHELL=/bin/sh
VCSTMPSPECARG=
VCSTMPSPECENV=
# NOTE: if you have little space in $TMPDIR, but plenty in /foo,
#and you are using gcc, uncomment the next line
#VCSTMPSPECENV=SNPS_VCS_TMPDIR=/foo
TMPSPECARG=$(VCSTMPSPECARG)
TMPSPECENV=$(VCSTMPSPECENV)
CC=$(TMPSPECENV) $(VCS_CC) $(TMPSPECARG)
# C flags for compilation
CFLAGS=-w -pipe -fPIC -O -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include
CFLAGS_O0=-w -pipe -fPIC -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include -O0 -fno-strict-aliasing
CFLAGS_CG=-w -pipe -fPIC -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include -O -fno-strict-aliasing
LD_PARTIAL_LOADER=ld
# Partial linking
LD_PARTIAL=$(LD_PARTIAL_LOADER) -r -o
ASFLAGS=
LIBS=-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /opt/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a
# Note: if make gives you errors about include, either get gmake, or
# replace the following line with the contents of the file filelist,
# EACH TIME IT CHANGES
# included file defines OBJS, and is automatically generated by vcs
include filelist
OBJS=$(VLOG_OBJS) $(SYSC_OBJS) $(VHDL_OBJS)
product : $(PRODUCT_TIMESTAMP)
@echo $(PRODUCT) up to date
objects : $(OBJS) $(DPI_STUB_OBJS) $(PLI_STUB_OBJS)
clean :
rm -f $(VCS_OBJS) $(CU_OBJS)
clobber : clean
rm -f $(PRODUCT) $(PRODUCT_TIMESTAMP)
picclean :
@rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
@rm -f $(PRODUCT).daidir/_[0-9]*_archive_*.so 2>/dev/null
product_clean_order :
@$(MAKE) -f Makefile --no-print-directory picclean
@$(MAKE) -f Makefile --no-print-directory product_order
product_order : $(PRODUCT)
$(PRODUCT_TIMESTAMP) : product_clean_order
@-if [ -x $(PRODUCT) ]; then chmod -x $(PRODUCT); fi
@$(LD) $(CRT0) -o $(PRODUCT) $(PRE_LDFLAGS) $(STRIPFLAGS) $(PCLDFLAGS) $(PICLDFLAGS) $(LDFLAGS) $(OBJS) $(LIBS) $(RUNTIME) -Wl,-whole-archive $(VCSUCLI) -Wl,-no-whole-archive $(LINK_TB) $(DPI_STUB_OBJS) $(PLI_STUB_OBJS) $(VCS_SAVE_RESTORE_OBJ) $(SYSLIBS) $(CRTN)
@rm -f csrc[0-9]*.o
@touch $(PRODUCT_TIMESTAMP)
@-if [ -d ./objs ]; then find ./objs -type d -empty -delete; fi
$(PRODUCT) : $(LD_VERSION_CHECK) $(OBJS) $(DOTLIBS) $(DPI_STUB_OBJS) $(PLI_STUB_OBJS) $(CMODLIB) /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvcsnew.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libsimprofile.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libreader_common.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libBA.a /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libuclinative.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvcsucli.so $(VCS_SAVE_RESTORE_OBJ)
@touch $(PRODUCT)

47
DA4008_V1.2/sim/chip_top/csrc/Makefile.hsopt Normal file
View File

@ -0,0 +1,47 @@
# Makefile generated by VCS to build rmapats.so for your model
VSRC=..
# Override TARGET_ARCH
TARGET_ARCH=
# Select your favorite compiler
# Linux:
VCS_CC=gcc
# Internal CC for gen_c flow:
CC_CG=gcc
# User overrode default CC:
VCS_CC=gcc
# Loader
LD=g++
# Loader Flags
LDFLAGS=
# Default defines
SHELL=/bin/sh
VCSTMPSPECARG=
VCSTMPSPECENV=
# NOTE: if you have little space in $TMPDIR, but plenty in /foo,
#and you are using gcc, uncomment the next line
#VCSTMPSPECENV=SNPS_VCS_TMPDIR=/foo
TMPSPECARG=$(VCSTMPSPECARG)
TMPSPECENV=$(VCSTMPSPECENV)
CC=$(TMPSPECENV) $(VCS_CC) $(TMPSPECARG)
# C flags for compilation
CFLAGS=-w -pipe -fPIC -O -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include
CFLAGS_CG=-w -pipe -fPIC -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include -O -fno-strict-aliasing
ASFLAGS=
LIBS=
include filelist.hsopt
rmapats.so: $(HSOPT_OBJS)
@$(VCS_CC) $(LDFLAGS) $(LIBS) -shared -o ./../simv.daidir/rmapats.so $(HSOPT_OBJS)

BIN
DA4008_V1.2/sim/chip_top/csrc/SIM_l.o Normal file
View File

Binary file not shown.

1
DA4008_V1.2/sim/chip_top/csrc/_32553_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32553_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32573_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32573_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32574_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32574_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32575_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32575_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32576_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32576_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32577_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32577_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32578_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32578_archive_1.so

1
DA4008_V1.2/sim/chip_top/csrc/_32579_archive_1.so Symbolic link
View File

@ -0,0 +1 @@
.//../simv.daidir//_32579_archive_1.so

964
DA4008_V1.2/sim/chip_top/csrc/_vcs_pli_stub_.c Normal file
View File

@ -0,0 +1,964 @@
#ifndef _GNU_SOURCE
#define _GNU_SOURCE
#endif
#include <stdio.h>
#include <dlfcn.h>
#ifdef __cplusplus
extern "C" {
#endif
extern void* VCS_dlsymLookup(const char *);
extern void vcsMsgReportNoSource1(const char *, const char*);
/* PLI routine: $fsdbDumpvars:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpvars
#define __VCS_PLI_STUB_novas_call_fsdbDumpvars
extern void novas_call_fsdbDumpvars(int data, int reason);
#pragma weak novas_call_fsdbDumpvars
void novas_call_fsdbDumpvars(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpvars");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpvars");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpvars");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpvars)(int data, int reason) = novas_call_fsdbDumpvars;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpvars */
/* PLI routine: $fsdbDumpvars:misc */
#ifndef __VCS_PLI_STUB_novas_misc
#define __VCS_PLI_STUB_novas_misc
extern void novas_misc(int data, int reason, int iparam );
#pragma weak novas_misc
void novas_misc(int data, int reason, int iparam )
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason, int iparam ) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason, int iparam )) dlsym(RTLD_NEXT, "novas_misc");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason, int iparam )) VCS_dlsymLookup("novas_misc");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason, iparam );
}
}
void (*__vcs_pli_dummy_reference_novas_misc)(int data, int reason, int iparam ) = novas_misc;
#endif /* __VCS_PLI_STUB_novas_misc */
/* PLI routine: $fsdbDumpvarsByFile:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpvarsByFile
#define __VCS_PLI_STUB_novas_call_fsdbDumpvarsByFile
extern void novas_call_fsdbDumpvarsByFile(int data, int reason);
#pragma weak novas_call_fsdbDumpvarsByFile
void novas_call_fsdbDumpvarsByFile(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpvarsByFile");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpvarsByFile");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpvarsByFile");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpvarsByFile)(int data, int reason) = novas_call_fsdbDumpvarsByFile;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpvarsByFile */
/* PLI routine: $fsdbAddRuntimeSignal:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbAddRuntimeSignal
#define __VCS_PLI_STUB_novas_call_fsdbAddRuntimeSignal
extern void novas_call_fsdbAddRuntimeSignal(int data, int reason);
#pragma weak novas_call_fsdbAddRuntimeSignal
void novas_call_fsdbAddRuntimeSignal(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbAddRuntimeSignal");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbAddRuntimeSignal");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbAddRuntimeSignal");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbAddRuntimeSignal)(int data, int reason) = novas_call_fsdbAddRuntimeSignal;
#endif /* __VCS_PLI_STUB_novas_call_fsdbAddRuntimeSignal */
/* PLI routine: $sps_create_transaction_stream:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_create_transaction_stream
#define __VCS_PLI_STUB_novas_call_sps_create_transaction_stream
extern void novas_call_sps_create_transaction_stream(int data, int reason);
#pragma weak novas_call_sps_create_transaction_stream
void novas_call_sps_create_transaction_stream(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_create_transaction_stream");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_create_transaction_stream");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_create_transaction_stream");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_create_transaction_stream)(int data, int reason) = novas_call_sps_create_transaction_stream;
#endif /* __VCS_PLI_STUB_novas_call_sps_create_transaction_stream */
/* PLI routine: $sps_begin_transaction:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_begin_transaction
#define __VCS_PLI_STUB_novas_call_sps_begin_transaction
extern void novas_call_sps_begin_transaction(int data, int reason);
#pragma weak novas_call_sps_begin_transaction
void novas_call_sps_begin_transaction(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_begin_transaction");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_begin_transaction");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_begin_transaction");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_begin_transaction)(int data, int reason) = novas_call_sps_begin_transaction;
#endif /* __VCS_PLI_STUB_novas_call_sps_begin_transaction */
/* PLI routine: $sps_end_transaction:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_end_transaction
#define __VCS_PLI_STUB_novas_call_sps_end_transaction
extern void novas_call_sps_end_transaction(int data, int reason);
#pragma weak novas_call_sps_end_transaction
void novas_call_sps_end_transaction(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_end_transaction");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_end_transaction");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_end_transaction");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_end_transaction)(int data, int reason) = novas_call_sps_end_transaction;
#endif /* __VCS_PLI_STUB_novas_call_sps_end_transaction */
/* PLI routine: $sps_free_transaction:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_free_transaction
#define __VCS_PLI_STUB_novas_call_sps_free_transaction
extern void novas_call_sps_free_transaction(int data, int reason);
#pragma weak novas_call_sps_free_transaction
void novas_call_sps_free_transaction(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_free_transaction");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_free_transaction");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_free_transaction");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_free_transaction)(int data, int reason) = novas_call_sps_free_transaction;
#endif /* __VCS_PLI_STUB_novas_call_sps_free_transaction */
/* PLI routine: $sps_add_attribute:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_add_attribute
#define __VCS_PLI_STUB_novas_call_sps_add_attribute
extern void novas_call_sps_add_attribute(int data, int reason);
#pragma weak novas_call_sps_add_attribute
void novas_call_sps_add_attribute(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_add_attribute");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_add_attribute");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_add_attribute");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_add_attribute)(int data, int reason) = novas_call_sps_add_attribute;
#endif /* __VCS_PLI_STUB_novas_call_sps_add_attribute */
/* PLI routine: $sps_update_label:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_update_label
#define __VCS_PLI_STUB_novas_call_sps_update_label
extern void novas_call_sps_update_label(int data, int reason);
#pragma weak novas_call_sps_update_label
void novas_call_sps_update_label(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_update_label");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_update_label");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_update_label");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_update_label)(int data, int reason) = novas_call_sps_update_label;
#endif /* __VCS_PLI_STUB_novas_call_sps_update_label */
/* PLI routine: $sps_add_relation:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_add_relation
#define __VCS_PLI_STUB_novas_call_sps_add_relation
extern void novas_call_sps_add_relation(int data, int reason);
#pragma weak novas_call_sps_add_relation
void novas_call_sps_add_relation(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_add_relation");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_add_relation");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_add_relation");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_add_relation)(int data, int reason) = novas_call_sps_add_relation;
#endif /* __VCS_PLI_STUB_novas_call_sps_add_relation */
/* PLI routine: $fsdbWhatif:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbWhatif
#define __VCS_PLI_STUB_novas_call_fsdbWhatif
extern void novas_call_fsdbWhatif(int data, int reason);
#pragma weak novas_call_fsdbWhatif
void novas_call_fsdbWhatif(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbWhatif");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbWhatif");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbWhatif");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbWhatif)(int data, int reason) = novas_call_fsdbWhatif;
#endif /* __VCS_PLI_STUB_novas_call_fsdbWhatif */
/* PLI routine: $paa_init:call */
#ifndef __VCS_PLI_STUB_novas_call_paa_init
#define __VCS_PLI_STUB_novas_call_paa_init
extern void novas_call_paa_init(int data, int reason);
#pragma weak novas_call_paa_init
void novas_call_paa_init(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_paa_init");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_paa_init");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_paa_init");
}
}
void (*__vcs_pli_dummy_reference_novas_call_paa_init)(int data, int reason) = novas_call_paa_init;
#endif /* __VCS_PLI_STUB_novas_call_paa_init */
/* PLI routine: $paa_sync:call */
#ifndef __VCS_PLI_STUB_novas_call_paa_sync
#define __VCS_PLI_STUB_novas_call_paa_sync
extern void novas_call_paa_sync(int data, int reason);
#pragma weak novas_call_paa_sync
void novas_call_paa_sync(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_paa_sync");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_paa_sync");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_paa_sync");
}
}
void (*__vcs_pli_dummy_reference_novas_call_paa_sync)(int data, int reason) = novas_call_paa_sync;
#endif /* __VCS_PLI_STUB_novas_call_paa_sync */
/* PLI routine: $fsdbDumpClassMethod:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpClassMethod
#define __VCS_PLI_STUB_novas_call_fsdbDumpClassMethod
extern void novas_call_fsdbDumpClassMethod(int data, int reason);
#pragma weak novas_call_fsdbDumpClassMethod
void novas_call_fsdbDumpClassMethod(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpClassMethod");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpClassMethod");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpClassMethod");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpClassMethod)(int data, int reason) = novas_call_fsdbDumpClassMethod;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpClassMethod */
/* PLI routine: $fsdbSuppressClassMethod:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbSuppressClassMethod
#define __VCS_PLI_STUB_novas_call_fsdbSuppressClassMethod
extern void novas_call_fsdbSuppressClassMethod(int data, int reason);
#pragma weak novas_call_fsdbSuppressClassMethod
void novas_call_fsdbSuppressClassMethod(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbSuppressClassMethod");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbSuppressClassMethod");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbSuppressClassMethod");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbSuppressClassMethod)(int data, int reason) = novas_call_fsdbSuppressClassMethod;
#endif /* __VCS_PLI_STUB_novas_call_fsdbSuppressClassMethod */
/* PLI routine: $fsdbSuppressClassProp:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbSuppressClassProp
#define __VCS_PLI_STUB_novas_call_fsdbSuppressClassProp
extern void novas_call_fsdbSuppressClassProp(int data, int reason);
#pragma weak novas_call_fsdbSuppressClassProp
void novas_call_fsdbSuppressClassProp(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbSuppressClassProp");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbSuppressClassProp");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbSuppressClassProp");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbSuppressClassProp)(int data, int reason) = novas_call_fsdbSuppressClassProp;
#endif /* __VCS_PLI_STUB_novas_call_fsdbSuppressClassProp */
/* PLI routine: $fsdbDumpMDAByFile:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpMDAByFile
#define __VCS_PLI_STUB_novas_call_fsdbDumpMDAByFile
extern void novas_call_fsdbDumpMDAByFile(int data, int reason);
#pragma weak novas_call_fsdbDumpMDAByFile
void novas_call_fsdbDumpMDAByFile(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpMDAByFile");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpMDAByFile");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpMDAByFile");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpMDAByFile)(int data, int reason) = novas_call_fsdbDumpMDAByFile;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpMDAByFile */
/* PLI routine: $fsdbTrans_create_stream_begin:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_begin
#define __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_begin
extern void novas_call_fsdbEvent_create_stream_begin(int data, int reason);
#pragma weak novas_call_fsdbEvent_create_stream_begin
void novas_call_fsdbEvent_create_stream_begin(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_create_stream_begin");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_create_stream_begin");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_create_stream_begin");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_create_stream_begin)(int data, int reason) = novas_call_fsdbEvent_create_stream_begin;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_begin */
/* PLI routine: $fsdbTrans_define_attribute:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_add_stream_attribute
#define __VCS_PLI_STUB_novas_call_fsdbEvent_add_stream_attribute
extern void novas_call_fsdbEvent_add_stream_attribute(int data, int reason);
#pragma weak novas_call_fsdbEvent_add_stream_attribute
void novas_call_fsdbEvent_add_stream_attribute(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_add_stream_attribute");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_add_stream_attribute");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_add_stream_attribute");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_add_stream_attribute)(int data, int reason) = novas_call_fsdbEvent_add_stream_attribute;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_add_stream_attribute */
/* PLI routine: $fsdbTrans_create_stream_end:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_end
#define __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_end
extern void novas_call_fsdbEvent_create_stream_end(int data, int reason);
#pragma weak novas_call_fsdbEvent_create_stream_end
void novas_call_fsdbEvent_create_stream_end(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_create_stream_end");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_create_stream_end");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_create_stream_end");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_create_stream_end)(int data, int reason) = novas_call_fsdbEvent_create_stream_end;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_create_stream_end */
/* PLI routine: $fsdbTrans_begin:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_begin
#define __VCS_PLI_STUB_novas_call_fsdbEvent_begin
extern void novas_call_fsdbEvent_begin(int data, int reason);
#pragma weak novas_call_fsdbEvent_begin
void novas_call_fsdbEvent_begin(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_begin");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_begin");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_begin");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_begin)(int data, int reason) = novas_call_fsdbEvent_begin;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_begin */
/* PLI routine: $fsdbTrans_set_label:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_set_label
#define __VCS_PLI_STUB_novas_call_fsdbEvent_set_label
extern void novas_call_fsdbEvent_set_label(int data, int reason);
#pragma weak novas_call_fsdbEvent_set_label
void novas_call_fsdbEvent_set_label(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_set_label");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_set_label");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_set_label");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_set_label)(int data, int reason) = novas_call_fsdbEvent_set_label;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_set_label */
/* PLI routine: $fsdbTrans_add_attribute:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_add_attribute
#define __VCS_PLI_STUB_novas_call_fsdbEvent_add_attribute
extern void novas_call_fsdbEvent_add_attribute(int data, int reason);
#pragma weak novas_call_fsdbEvent_add_attribute
void novas_call_fsdbEvent_add_attribute(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_add_attribute");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_add_attribute");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_add_attribute");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_add_attribute)(int data, int reason) = novas_call_fsdbEvent_add_attribute;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_add_attribute */
/* PLI routine: $fsdbTrans_add_tag:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_add_tag
#define __VCS_PLI_STUB_novas_call_fsdbEvent_add_tag
extern void novas_call_fsdbEvent_add_tag(int data, int reason);
#pragma weak novas_call_fsdbEvent_add_tag
void novas_call_fsdbEvent_add_tag(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_add_tag");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_add_tag");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_add_tag");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_add_tag)(int data, int reason) = novas_call_fsdbEvent_add_tag;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_add_tag */
/* PLI routine: $fsdbTrans_end:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_end
#define __VCS_PLI_STUB_novas_call_fsdbEvent_end
extern void novas_call_fsdbEvent_end(int data, int reason);
#pragma weak novas_call_fsdbEvent_end
void novas_call_fsdbEvent_end(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_end");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_end");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_end");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_end)(int data, int reason) = novas_call_fsdbEvent_end;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_end */
/* PLI routine: $fsdbTrans_add_relation:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_add_relation
#define __VCS_PLI_STUB_novas_call_fsdbEvent_add_relation
extern void novas_call_fsdbEvent_add_relation(int data, int reason);
#pragma weak novas_call_fsdbEvent_add_relation
void novas_call_fsdbEvent_add_relation(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_add_relation");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_add_relation");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_add_relation");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_add_relation)(int data, int reason) = novas_call_fsdbEvent_add_relation;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_add_relation */
/* PLI routine: $fsdbTrans_get_error_code:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbEvent_get_error_code
#define __VCS_PLI_STUB_novas_call_fsdbEvent_get_error_code
extern void novas_call_fsdbEvent_get_error_code(int data, int reason);
#pragma weak novas_call_fsdbEvent_get_error_code
void novas_call_fsdbEvent_get_error_code(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbEvent_get_error_code");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbEvent_get_error_code");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbEvent_get_error_code");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbEvent_get_error_code)(int data, int reason) = novas_call_fsdbEvent_get_error_code;
#endif /* __VCS_PLI_STUB_novas_call_fsdbEvent_get_error_code */
/* PLI routine: $fsdbTrans_add_stream_attribute:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbTrans_add_stream_attribute
#define __VCS_PLI_STUB_novas_call_fsdbTrans_add_stream_attribute
extern void novas_call_fsdbTrans_add_stream_attribute(int data, int reason);
#pragma weak novas_call_fsdbTrans_add_stream_attribute
void novas_call_fsdbTrans_add_stream_attribute(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbTrans_add_stream_attribute");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbTrans_add_stream_attribute");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbTrans_add_stream_attribute");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbTrans_add_stream_attribute)(int data, int reason) = novas_call_fsdbTrans_add_stream_attribute;
#endif /* __VCS_PLI_STUB_novas_call_fsdbTrans_add_stream_attribute */
/* PLI routine: $fsdbTrans_add_scope_attribute:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbTrans_add_scope_attribute
#define __VCS_PLI_STUB_novas_call_fsdbTrans_add_scope_attribute
extern void novas_call_fsdbTrans_add_scope_attribute(int data, int reason);
#pragma weak novas_call_fsdbTrans_add_scope_attribute
void novas_call_fsdbTrans_add_scope_attribute(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbTrans_add_scope_attribute");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbTrans_add_scope_attribute");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbTrans_add_scope_attribute");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbTrans_add_scope_attribute)(int data, int reason) = novas_call_fsdbTrans_add_scope_attribute;
#endif /* __VCS_PLI_STUB_novas_call_fsdbTrans_add_scope_attribute */
/* PLI routine: $sps_interactive:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_interactive
#define __VCS_PLI_STUB_novas_call_sps_interactive
extern void novas_call_sps_interactive(int data, int reason);
#pragma weak novas_call_sps_interactive
void novas_call_sps_interactive(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_interactive");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_interactive");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_interactive");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_interactive)(int data, int reason) = novas_call_sps_interactive;
#endif /* __VCS_PLI_STUB_novas_call_sps_interactive */
/* PLI routine: $sps_test:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_test
#define __VCS_PLI_STUB_novas_call_sps_test
extern void novas_call_sps_test(int data, int reason);
#pragma weak novas_call_sps_test
void novas_call_sps_test(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_test");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_test");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_test");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_test)(int data, int reason) = novas_call_sps_test;
#endif /* __VCS_PLI_STUB_novas_call_sps_test */
/* PLI routine: $fsdbDumpClassObject:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpClassObject
#define __VCS_PLI_STUB_novas_call_fsdbDumpClassObject
extern void novas_call_fsdbDumpClassObject(int data, int reason);
#pragma weak novas_call_fsdbDumpClassObject
void novas_call_fsdbDumpClassObject(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpClassObject");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpClassObject");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpClassObject");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpClassObject)(int data, int reason) = novas_call_fsdbDumpClassObject;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpClassObject */
/* PLI routine: $fsdbDumpClassObjectByFile:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpClassObjectByFile
#define __VCS_PLI_STUB_novas_call_fsdbDumpClassObjectByFile
extern void novas_call_fsdbDumpClassObjectByFile(int data, int reason);
#pragma weak novas_call_fsdbDumpClassObjectByFile
void novas_call_fsdbDumpClassObjectByFile(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpClassObjectByFile");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpClassObjectByFile");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpClassObjectByFile");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpClassObjectByFile)(int data, int reason) = novas_call_fsdbDumpClassObjectByFile;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpClassObjectByFile */
/* PLI routine: $ridbDump:call */
#ifndef __VCS_PLI_STUB_novas_call_ridbDump
#define __VCS_PLI_STUB_novas_call_ridbDump
extern void novas_call_ridbDump(int data, int reason);
#pragma weak novas_call_ridbDump
void novas_call_ridbDump(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_ridbDump");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_ridbDump");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_ridbDump");
}
}
void (*__vcs_pli_dummy_reference_novas_call_ridbDump)(int data, int reason) = novas_call_ridbDump;
#endif /* __VCS_PLI_STUB_novas_call_ridbDump */
/* PLI routine: $sps_flush_file:call */
#ifndef __VCS_PLI_STUB_novas_call_sps_flush_file
#define __VCS_PLI_STUB_novas_call_sps_flush_file
extern void novas_call_sps_flush_file(int data, int reason);
#pragma weak novas_call_sps_flush_file
void novas_call_sps_flush_file(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_sps_flush_file");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_sps_flush_file");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_sps_flush_file");
}
}
void (*__vcs_pli_dummy_reference_novas_call_sps_flush_file)(int data, int reason) = novas_call_sps_flush_file;
#endif /* __VCS_PLI_STUB_novas_call_sps_flush_file */
/* PLI routine: $fsdbDumpSingle:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpSingle
#define __VCS_PLI_STUB_novas_call_fsdbDumpSingle
extern void novas_call_fsdbDumpSingle(int data, int reason);
#pragma weak novas_call_fsdbDumpSingle
void novas_call_fsdbDumpSingle(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpSingle");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpSingle");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpSingle");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpSingle)(int data, int reason) = novas_call_fsdbDumpSingle;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpSingle */
/* PLI routine: $fsdbDumpIO:call */
#ifndef __VCS_PLI_STUB_novas_call_fsdbDumpIO
#define __VCS_PLI_STUB_novas_call_fsdbDumpIO
extern void novas_call_fsdbDumpIO(int data, int reason);
#pragma weak novas_call_fsdbDumpIO
void novas_call_fsdbDumpIO(int data, int reason)
{
static int _vcs_pli_stub_initialized_ = 0;
static void (*_vcs_pli_fp_)(int data, int reason) = NULL;
if (!_vcs_pli_stub_initialized_) {
_vcs_pli_stub_initialized_ = 1;
_vcs_pli_fp_ = (void (*)(int data, int reason)) dlsym(RTLD_NEXT, "novas_call_fsdbDumpIO");
if (_vcs_pli_fp_ == NULL) {
_vcs_pli_fp_ = (void (*)(int data, int reason)) VCS_dlsymLookup("novas_call_fsdbDumpIO");
}
}
if (_vcs_pli_fp_) {
_vcs_pli_fp_(data, reason);
} else {
vcsMsgReportNoSource1("PLI-DIFNF", "novas_call_fsdbDumpIO");
}
}
void (*__vcs_pli_dummy_reference_novas_call_fsdbDumpIO)(int data, int reason) = novas_call_fsdbDumpIO;
#endif /* __VCS_PLI_STUB_novas_call_fsdbDumpIO */
#ifdef __cplusplus
}
#endif

BIN
DA4008_V1.2/sim/chip_top/csrc/_vcs_pli_stub_.o Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32553_archive_1.a Normal file
View File

Binary file not shown.

20
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32553_archive_1.a.info Normal file
View File

@ -0,0 +1,20 @@
ircEj_d.o
FgDcH_d.o
zVfcK_d.o
CjC7H_d.o
N1ndr_d.o
ebe78_d.o
UxPrL_d.o
qePm9_d.o
zIUFF_d.o
VJ8Wg_d.o
psjSY_d.o
EZF3t_d.o
dviib_d.o
qn6Yx_d.o
LSxxn_d.o
ZmPik_d.o
fMI2k_d.o
VSdee_d.o
bEAZ8_d.o
amcQwB.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32573_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32573_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
UJ4u7_d.o
jAdLC_d.o
dc6nH_d.o
reYIK_d.o
Z62Gy_d.o
atFKr_d.o
YTwQz_d.o
HYpLe_d.o
swWa5_d.o
EEqKt_d.o
hpMjC_d.o
Q3Wk7_d.o
IHYdB_d.o
bhWYh_d.o
fEWTj_d.o
avdwk_d.o
EZJLH_d.o
TqmdJ_d.o
B0f3F_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32574_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32574_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
yeRHW_d.o
AyqFm_d.o
bghMB_d.o
aJYLF_d.o
sZaSM_d.o
eR5Zz_d.o
QGhk6_d.o
NkwYe_d.o
ZZxj5_d.o
Jztd6_d.o
pucZW_d.o
BM4bj_d.o
nS0i0_d.o
wpYca_d.o
BL1m7_d.o
urn8Q_d.o
I7RzE_d.o
YBQ1m_d.o
i0k2A_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32575_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32575_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
LR0zI_d.o
qcK8J_d.o
qLaCg_d.o
q09PC_d.o
CQ4ek_d.o
KpuhN_d.o
wGYhm_d.o
uKPxf_d.o
S90qD_d.o
V63WF_d.o
EkH6u_d.o
UTi0b_d.o
UyGax_d.o
uQmb5_d.o
Eie6s_d.o
DTJPF_d.o
HtwuV_d.o
g8kcb_d.o
rq1J0_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32576_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32576_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
YnCHV_d.o
J5zQK_d.o
gzftm_d.o
anuMN_d.o
J6fGD_d.o
Pzaun_d.o
mJZpP_d.o
qCQFW_d.o
JznNw_d.o
YRh5I_d.o
yt645_d.o
qxEhc_d.o
EyyeT_d.o
uuDJt_d.o
sPggV_d.o
t6fPF_d.o
gL5Pd_d.o
Md441_d.o
IZu3i_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32577_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32577_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
sIRhK_d.o
dteMU_d.o
bQxt6_d.o
cQW1k_d.o
C0gYT_d.o
GzkJA_d.o
KkPJH_d.o
M7qR3_d.o
VaZm2_d.o
fLemy_d.o
AVYgt_d.o
ga3jL_d.o
dfLHW_d.o
zNPu5_d.o
mZVHG_d.o
U0PST_d.o
Zp1LH_d.o
ke5cH_d.o
NABmh_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32578_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32578_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
sH4Fc_d.o
eAsJz_d.o
MEIvW_d.o
yuek5_d.o
K0TuH_d.o
StNiL_d.o
aEWK6_d.o
FDqaf_d.o
ZKk4u_d.o
EtT2L_d.o
ErxQ3_d.o
DA1Pu_d.o
xqWfY_d.o
CNBi6_d.o
J6VbG_d.o
rZC3e_d.o
jHcbf_d.o
S5Dr6_d.o
nJgqZ_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32579_archive_1.a Normal file
View File

Binary file not shown.

19
DA4008_V1.2/sim/chip_top/csrc/archive.0/_32579_archive_1.a.info Normal file
View File

@ -0,0 +1,19 @@
P3BwM_d.o
QT8j3_d.o
Ss3zK_d.o
T59nH_d.o
QjV6F_d.o
HiTWu_d.o
gxqJp_d.o
iWZrk_d.o
fTzb4_d.o
gwpgC_d.o
riJVY_d.o
IYQDs_d.o
LsJ1x_d.o
W9VnM_d.o
nULrd_d.o
aYKwj_d.o
usz4x_d.o
jsR1C_d.o
z4wk8_d.o

BIN
DA4008_V1.2/sim/chip_top/csrc/cgincr.sdb Normal file
View File

Binary file not shown.

1291
DA4008_V1.2/sim/chip_top/csrc/cginfo.json Normal file
View File

File diff suppressed because it is too large Load Diff

1006
DA4008_V1.2/sim/chip_top/csrc/cgproc.32553.json Normal file
View File

File diff suppressed because it is too large Load Diff

846
DA4008_V1.2/sim/chip_top/csrc/cgproc.32573.json Normal file
View File

@ -0,0 +1,846 @@
{
"Modules": {
"PDDW12DGZ_H_G": {
"end_perf": [
2.85371994972229,
0.36574499999999999,
0.030894000000000001,
322948,
322972,
69836691008106800,
77309411329,
0
],
"Compiled Times": 1,
"start_perf": [
2.8478848934173584,
0.3609,
0.029908000000000001,
322948,
322972,
1773384885.887363,
69836690992898574
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PENDCAP_G": {
"end_perf": [
2.8872318267822266,
0.39713300000000001,
0.032927999999999999,
322948,
322972,
69836691095237384,
188978561025,
0
],
"Compiled Times": 1,
"start_perf": [
2.885610818862915,
0.39554,
0.032898999999999998,
322948,
322972,
1773384885.9250889,
69836691090985936
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD2POC_H_G": {
"end_perf": [
2.890146017074585,
0.39905499999999999,
0.033918999999999998,
322948,
322972,
69836691102804592,
360777252865,
0
],
"Compiled Times": 1,
"start_perf": [
2.8887410163879395,
0.39768199999999998,
0.033887,
322948,
322972,
1773384885.9282191,
69836691099120098
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"reset_tb": {
"end_perf": [
2.8835258483886719,
0.393455,
0.032898999999999998,
322948,
322972,
69836691085601538,
700079669249,
0
],
"Compiled Times": 1,
"start_perf": [
2.8808789253234863,
0.39080799999999999,
0.032898999999999998,
322948,
322972,
1773384885.920357,
69836691078680044
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 13,
"nQuads": 48,
"nMops": 74
},
"PRDW16DGZ_H_G": {
"end_perf": [
2.875514030456543,
0.38641900000000001,
0.031923,
322948,
322972,
69836691064772916,
240518168577,
0
],
"Compiled Times": 1,
"start_perf": [
2.8701789379119873,
0.38108399999999998,
0.031923,
322948,
322972,
1773384885.909657,
69836691050860380
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PVDD1ANA_H_G": {
"end_perf": [
2.8887019157409668,
0.397646,
0.033883999999999997,
322948,
322972,
69836691099063022,
326417514497,
0
],
"Compiled Times": 1,
"start_perf": [
2.8872690200805664,
0.39716699999999999,
0.032930000000000001,
322948,
322972,
1773384885.9267471,
69836691095292636
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS3AC_H_G": {
"end_perf": [
2.8944048881530762,
0.40137899999999999,
0.035854999999999998,
322948,
322972,
69836691113884274,
463856467969,
0
],
"Compiled Times": 1,
"start_perf": [
2.8930249214172363,
0.40094600000000002,
0.034908000000000002,
322948,
322972,
1773384885.932503,
69836691110262222
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"tsdn28hpcpuhdb4096x128m4mw_170a": {
"end_perf": [
2.7230229377746582,
0.24581,
0.022981999999999999,
322948,
322948,
69836690668304422,
481036337153,
0
],
"Compiled Times": 1,
"start_perf": [
2.4547019004821777,
0.0,
0.00050900000000000001,
321944,
321944,
1773384885.49418,
69836689970829170
],
"child_modules": {
"tsdn28hpcpuhdb4096x128m4mw_170a_Int_Array": 1
},
"Compiled": "Yes",
"nRouts": 2254,
"nQuads": 23278,
"nMops": 61050
},
"PDUW12DGZ_H_G": {
"end_perf": [
2.8645679950714111,
0.37559500000000001,
0.031879999999999999,
322948,
322972,
69836691036312808,
146028888065,
0
],
"Compiled Times": 1,
"start_perf": [
2.8592739105224609,
0.37124499999999999,
0.030936999999999999,
322948,
322972,
1773384885.898752,
69836691022509990
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"clk_regfile": {
"end_perf": [
2.7941329479217529,
0.315909,
0.023993,
322948,
322972,
69836690853190414,
627065225217,
0
],
"Compiled Times": 1,
"start_perf": [
2.7230789661407471,
0.245862,
0.022987,
322948,
322948,
1773384885.762557,
69836690668400768
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 674,
"nQuads": 5441,
"nMops": 15415
},
"std": {
"end_perf": [
2.8421168327331543,
0.35716399999999998,
0.027934,
322948,
322972,
69836690977947018,
8589934594,
0
],
"start_perf": [
2.8336479663848877,
0.34988399999999997,
0.026914,
322948,
322972,
1773384885.873126,
69836690955884586
],
"Compiled Times": 1,
"child_modules": {},
"Compiled": "Yes",
"svclass": [
"$vcs_nba_dyn_obj",
576,
35,
2,
2,
0,
"sigprop$$",
576,
35,
2,
2,
0,
"process",
2380,
200,
8,
8,
0,
"event",
597,
34,
2,
2,
0,
"mailbox",
1769,
140,
9,
9,
0,
"semaphore",
1119,
84,
5,
5,
0
],
"nMops": 533,
"nRouts": 36,
"nQuads": 224
},
"sram_dmux_w_0000": {
"end_perf": [
2.83359694480896,
0.34983599999999998,
0.02691,
322948,
322972,
69836690955795428,
609885356033,
0
],
"Compiled Times": 1,
"start_perf": [
2.7941980361938477,
0.31596999999999997,
0.023997000000000001,
322948,
322972,
1773384885.8336761,
69836690853312974
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 268,
"nQuads": 2180,
"nMops": 5910
},
"PVSS1AC_H_G": {
"end_perf": [
2.891556978225708,
0.39951500000000001,
0.034869999999999998,
322948,
322972,
69836691106473830,
395136991233,
0
],
"Compiled Times": 1,
"start_perf": [
2.8901808261871338,
0.39908700000000003,
0.033922000000000001,
322948,
322972,
1773384885.9296589,
69836691102867366
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PRDW08DGZ_H_G": {
"end_perf": [
2.870136022567749,
0.38104399999999999,
0.031919000000000003,
322948,
322972,
69836691050798108,
206158430209,
0
],
"Compiled Times": 1,
"start_perf": [
2.8646090030670166,
0.37563400000000002,
0.031884000000000003,
322948,
322972,
1773384885.9040871,
69836691036379044
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDDW04DGZ_H_G": {
"end_perf": [
2.8478438854217529,
0.36086200000000002,
0.029905000000000001,
322948,
322972,
69836690992830234,
42949672961,
0
],
"Compiled Times": 1,
"start_perf": [
2.8421669006347656,
0.357211,
0.027938000000000001,
322948,
322972,
1773384885.881645,
69836690978030496
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW04DGZ_H_G": {
"end_perf": [
2.8592319488525391,
0.37120700000000001,
0.030932999999999999,
322948,
322972,
69836691022444342,
111669149697,
0
],
"Compiled Times": 1,
"start_perf": [
2.8537590503692627,
0.365782,
0.030897000000000001,
322948,
322972,
1773384885.8932371,
69836691008172420
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW12DGZ_H_G": {
"end_perf": [
2.8808369636535645,
0.39076899999999998,
0.032896000000000002,
322948,
322972,
69836691078615804,
274877906945,
0
],
"Compiled Times": 1,
"start_perf": [
2.8755559921264648,
0.386461,
0.031923,
322948,
322972,
1773384885.9150341,
69836691064840058
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"spi_if": {
"end_perf": [
2.8855688571929932,
0.39549800000000002,
0.032898999999999998,
322948,
322972,
69836691090912572,
682899800065,
0
],
"start_perf": [
2.8835659027099609,
0.39349499999999998,
0.032898999999999998,
322948,
322972,
1773384885.923044,
69836691085668452
],
"Compiled Times": 1,
"child_modules": {},
"Compiled": "Yes",
"svclass": [
"spi_if_vcs_virt_intf_C",
0,
0,
0,
0,
0
],
"nMops": 24,
"nRouts": 10,
"nQuads": 12
},
"PVSS2AC_H_G": {
"end_perf": [
2.892988920211792,
0.40091199999999999,
0.034904999999999999,
322948,
322972,
69836691110205972,
429496729601,
0
],
"Compiled Times": 1,
"start_perf": [
2.8915920257568359,
0.39954800000000001,
0.034873000000000001,
322948,
322972,
1773384885.9310701,
69836691106535492
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32573_archive_1.a",
"objects": [
[
"UJ4u7_d.o",
818370
],
[
"jAdLC_d.o",
206036
],
[
"dc6nH_d.o",
96944
],
[
"reYIK_d.o",
43792
],
[
"Z62Gy_d.o",
15774
],
[
"atFKr_d.o",
15774
],
[
"YTwQz_d.o",
15754
],
[
"HYpLe_d.o",
15754
],
[
"swWa5_d.o",
15774
],
[
"EEqKt_d.o",
15774
],
[
"hpMjC_d.o",
15754
],
[
"Q3Wk7_d.o",
9314
],
[
"IHYdB_d.o",
13044
],
[
"bhWYh_d.o",
7194
],
[
"fEWTj_d.o",
7196
],
[
"avdwk_d.o",
7196
],
[
"EZJLH_d.o",
7196
],
[
"TqmdJ_d.o",
7196
],
[
"B0f3F_d.o",
7196
]
],
"size": 1341032
}
],
"CompUnits": {
"TqmdJ_d": {
"mode": 4,
"out": "TqmdJ_d.o",
"mod": "PVSS2AC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"dc6nH_d": {
"mode": 4,
"out": "dc6nH_d.o",
"mod": "sram_dmux_w_0000",
"text": 43001,
"bytes": 96944,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"swWa5_d": {
"mode": 4,
"out": "swWa5_d.o",
"mod": "PRDW08DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"UJ4u7_d": {
"mode": 4,
"out": "UJ4u7_d.o",
"mod": "tsdn28hpcpuhdb4096x128m4mw_170a",
"text": 525189,
"bytes": 818370,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"EZJLH_d": {
"mode": 4,
"out": "EZJLH_d.o",
"mod": "PVSS1AC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"jAdLC_d": {
"mode": 4,
"out": "jAdLC_d.o",
"mod": "clk_regfile",
"text": 110725,
"bytes": 206036,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"Z62Gy_d": {
"mode": 4,
"out": "Z62Gy_d.o",
"mod": "PDDW04DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"fEWTj_d": {
"mode": 4,
"out": "fEWTj_d.o",
"mod": "PVDD1ANA_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"reYIK_d": {
"mode": 4,
"out": "reYIK_d.o",
"mod": "std",
"text": 7411,
"bytes": 43792,
"cls": 7017,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"atFKr_d": {
"mode": 4,
"out": "atFKr_d.o",
"mod": "PDDW12DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"YTwQz_d": {
"mode": 4,
"out": "YTwQz_d.o",
"mod": "PDUW04DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"HYpLe_d": {
"mode": 4,
"out": "HYpLe_d.o",
"mod": "PDUW12DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"bhWYh_d": {
"mode": 4,
"out": "bhWYh_d.o",
"mod": "PENDCAP_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"EEqKt_d": {
"mode": 4,
"out": "EEqKt_d.o",
"mod": "PRDW16DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"B0f3F_d": {
"mode": 4,
"out": "B0f3F_d.o",
"mod": "PVSS3AC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"hpMjC_d": {
"mode": 4,
"out": "hpMjC_d.o",
"mod": "PRUW12DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"IHYdB_d": {
"mode": 4,
"out": "IHYdB_d.o",
"mod": "spi_if",
"text": 411,
"bytes": 13044,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"Q3Wk7_d": {
"mode": 4,
"out": "Q3Wk7_d.o",
"mod": "reset_tb",
"text": 1042,
"bytes": 9314,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
},
"avdwk_d": {
"mode": 4,
"out": "avdwk_d.o",
"mod": "PVDD2POC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32573_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.40158700000000003,
"ru_majflt": 0,
"ru_minflt": 7627,
"ru_stime_sec": 0.035873000000000002,
"ru_maxrss_kb": 62064,
"ru_nvcsw": 33
},
"cpu_cycles_end": 69836691114415132,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

805
DA4008_V1.2/sim/chip_top/csrc/cgproc.32574.json Normal file
View File

@ -0,0 +1,805 @@
{
"Modules": {
"PDDW12DGZ_V_G": {
"end_perf": [
2.8690469264984131,
0.37606400000000001,
0.032176000000000003,
322948,
322972,
69836691047959574,
81604378625,
0
],
"Compiled Times": 1,
"start_perf": [
2.8635768890380859,
0.37060100000000001,
0.032169000000000003,
322948,
322972,
1773384885.903055,
69836691033693488
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"dacif_0000": {
"end_perf": [
2.6351878643035889,
0.15501899999999999,
0.025003000000000001,
322948,
322948,
69836690439968244,
498216206337,
0
],
"Compiled Times": 1,
"start_perf": [
2.4561698436737061,
0.0,
0.00099599999999999992,
321944,
321944,
1773384885.4956479,
69836689974900332
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 2597,
"nQuads": 16245,
"nMops": 43142
},
"ramp_gen_0000": {
"end_perf": [
2.8006448745727539,
0.31751099999999999,
0.027956000000000002,
322948,
322972,
69836690870128870,
597000454145,
0
],
"Compiled Times": 1,
"start_perf": [
2.6352589130401611,
0.155081,
0.025013000000000001,
322948,
322948,
1773384885.674737,
69836690440076850
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 783,
"nQuads": 11555,
"nMops": 40957
},
"tsdn28hpcpuhdb4096x128m4mw_170a_Int_Array": {
"end_perf": [
2.8470809459686279,
0.355211,
0.031194,
322948,
322972,
69836690990859252,
485331304449,
0
],
"Compiled Times": 1,
"start_perf": [
2.8007068634033203,
0.31756800000000002,
0.027961,
322948,
322972,
1773384885.8401849,
69836690870232028
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 65,
"nQuads": 1663,
"nMops": 5779
},
"PDDW04DGZ_V_G": {
"end_perf": [
2.8635349273681641,
0.37056,
0.032169000000000003,
322948,
322972,
69836691033634384,
47244640257,
0
],
"Compiled Times": 1,
"start_perf": [
2.8578789234161377,
0.364927,
0.032169000000000003,
322948,
322972,
1773384885.897357,
69836691018884120
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW16DGZ_V_G": {
"end_perf": [
2.8906350135803223,
0.39467999999999998,
0.035149,
322948,
322972,
69836691104086814,
244813135873,
0
],
"Compiled Times": 1,
"start_perf": [
2.8851850032806396,
0.39018799999999998,
0.034190999999999999,
322948,
322972,
1773384885.9246631,
69836691089875366
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW12DGZ_V_G": {
"end_perf": [
2.8797669410705566,
0.384801,
0.034159000000000002,
322948,
322972,
69836691075832134,
150323855361,
0
],
"Compiled Times": 1,
"start_perf": [
2.8744430541992188,
0.38145800000000002,
0.032178999999999999,
322948,
322972,
1773384885.9139211,
69836691061947332
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"sirv_gnrl_dffl": {
"end_perf": [
2.899730920791626,
0.40274700000000002,
0.036178000000000002,
322948,
322972,
69836691127738948,
571230650369,
0
],
"Compiled Times": 1,
"start_perf": [
2.8959519863128662,
0.39896799999999999,
0.036178000000000002,
322948,
322972,
1773384885.93543,
69836691117869352
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 25,
"nQuads": 96,
"nMops": 172
},
"PENDCAPA_G": {
"end_perf": [
2.9033269882202148,
0.40530899999999997,
0.037212000000000002,
322948,
322972,
69836691137081298,
193273528321,
0
],
"Compiled Times": 1,
"start_perf": [
2.9019098281860352,
0.40492699999999998,
0.036178000000000002,
322948,
322972,
1773384885.9413879,
69836691133361482
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS3AC_V_G": {
"end_perf": [
2.9105758666992188,
0.41056100000000001,
0.039208,
322948,
322972,
69836691155927466,
468151435265,
0
],
"Compiled Times": 1,
"start_perf": [
2.909188985824585,
0.40917500000000001,
0.039208,
322948,
322972,
1773384885.948667,
69836691152285426
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS2AC_V_G": {
"end_perf": [
2.9091529846191406,
0.40914200000000001,
0.039204999999999997,
322948,
322972,
69836691152229760,
433791696897,
0
],
"Compiled Times": 1,
"start_perf": [
2.9077539443969727,
0.40777799999999997,
0.039170000000000003,
322948,
322972,
1773384885.947232,
69836691148554424
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"pulse_generator": {
"end_perf": [
2.8578338623046875,
0.36488500000000001,
0.032166,
322948,
322972,
69836691018814868,
554050781185,
0
],
"Compiled Times": 1,
"start_perf": [
2.8471298217773438,
0.35525699999999999,
0.031198,
322948,
322972,
1773384885.8866079,
69836690990936764
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 70,
"nQuads": 675,
"nMops": 1336
},
"PDUW04DGZ_V_G": {
"end_perf": [
2.8744008541107178,
0.38141599999999998,
0.032178999999999999,
322948,
322972,
69836691061880592,
115964116993,
0
],
"Compiled Times": 1,
"start_perf": [
2.8690869808197021,
0.37610199999999999,
0.032178999999999999,
322948,
322972,
1773384885.908565,
69836691048027428
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW08DGZ_V_G": {
"end_perf": [
2.8851418495178223,
0.39014799999999999,
0.034188000000000003,
322948,
322972,
69836691089809462,
210453397505,
0
],
"Compiled Times": 1,
"start_perf": [
2.8798079490661621,
0.38483899999999999,
0.034162999999999999,
322948,
322972,
1773384885.919286,
69836691075897444
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"lvds_if": {
"end_perf": [
2.9018659591674805,
0.40488200000000002,
0.036178000000000002,
322948,
322972,
69836691133288486,
721554505729,
0
],
"start_perf": [
2.8997728824615479,
0.40278999999999998,
0.036178000000000002,
322948,
322972,
1773384885.9392509,
69836691127806944
],
"Compiled Times": 1,
"child_modules": {},
"Compiled": "Yes",
"svclass": [
"lvds_if_vcs_virt_intf_C",
0,
0,
0,
0,
0
],
"nMops": 24,
"nRouts": 10,
"nQuads": 12
},
"PRUW12DGZ_V_G": {
"end_perf": [
2.8959109783172607,
0.39893000000000001,
0.036174999999999999,
322948,
322972,
69836691117808090,
279172874241,
0
],
"Compiled Times": 1,
"start_perf": [
2.8906748294830322,
0.39471699999999998,
0.035152000000000003,
322948,
322972,
1773384885.9301529,
69836691104151310
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PVDD1ANA_V_G": {
"end_perf": [
2.9048168659210205,
0.40679599999999999,
0.037214999999999998,
322948,
322972,
69836691140956986,
330712481793,
0
],
"Compiled Times": 1,
"start_perf": [
2.9033629894256592,
0.40534300000000001,
0.037214999999999998,
322948,
322972,
1773384885.9428411,
69836691137139448
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD2POC_V_G": {
"end_perf": [
2.9062600135803223,
0.40724300000000002,
0.038210000000000001,
322948,
322972,
69836691144709214,
365072220161,
0
],
"Compiled Times": 1,
"start_perf": [
2.9048538208007812,
0.40683399999999997,
0.037214999999999998,
322948,
322972,
1773384885.9443319,
69836691141017102
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS1AC_V_G": {
"end_perf": [
2.90771484375,
0.40774199999999999,
0.039167,
322948,
322972,
69836691148495194,
399431958529,
0
],
"Compiled Times": 1,
"start_perf": [
2.906296968460083,
0.40727799999999997,
0.038212999999999997,
322948,
322972,
1773384885.945775,
69836691144770184
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32574_archive_1.a",
"objects": [
[
"yeRHW_d.o",
583580
],
[
"AyqFm_d.o",
353522
],
[
"bghMB_d.o",
79734
],
[
"aJYLF_d.o",
23788
],
[
"sZaSM_d.o",
15774
],
[
"eR5Zz_d.o",
15774
],
[
"QGhk6_d.o",
15754
],
[
"NkwYe_d.o",
15754
],
[
"ZZxj5_d.o",
15774
],
[
"Jztd6_d.o",
15774
],
[
"pucZW_d.o",
15754
],
[
"BM4bj_d.o",
11420
],
[
"nS0i0_d.o",
11824
],
[
"wpYca_d.o",
7194
],
[
"BL1m7_d.o",
7196
],
[
"urn8Q_d.o",
7196
],
[
"I7RzE_d.o",
7196
],
[
"YBQ1m_d.o",
7196
],
[
"i0k2A_d.o",
7196
]
],
"size": 1217400
}
],
"CompUnits": {
"I7RzE_d": {
"mode": 4,
"out": "I7RzE_d.o",
"mod": "PVSS1AC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"yeRHW_d": {
"mode": 4,
"out": "yeRHW_d.o",
"mod": "dacif_0000",
"text": 323645,
"bytes": 583580,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"pucZW_d": {
"mode": 4,
"out": "pucZW_d.o",
"mod": "PRUW12DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"i0k2A_d": {
"mode": 4,
"out": "i0k2A_d.o",
"mod": "PVSS3AC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"sZaSM_d": {
"mode": 4,
"out": "sZaSM_d.o",
"mod": "PDDW04DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"AyqFm_d": {
"mode": 4,
"out": "AyqFm_d.o",
"mod": "ramp_gen_0000",
"text": 266897,
"bytes": 353522,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"NkwYe_d": {
"mode": 4,
"out": "NkwYe_d.o",
"mod": "PDUW12DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"Jztd6_d": {
"mode": 4,
"out": "Jztd6_d.o",
"mod": "PRDW16DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"bghMB_d": {
"mode": 4,
"out": "bghMB_d.o",
"mod": "tsdn28hpcpuhdb4096x128m4mw_170a_Int_Array",
"text": 42610,
"bytes": 79734,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"wpYca_d": {
"mode": 4,
"out": "wpYca_d.o",
"mod": "PENDCAPA_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"eR5Zz_d": {
"mode": 4,
"out": "eR5Zz_d.o",
"mod": "PDDW12DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"aJYLF_d": {
"mode": 4,
"out": "aJYLF_d.o",
"mod": "pulse_generator",
"text": 10075,
"bytes": 23788,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"QGhk6_d": {
"mode": 4,
"out": "QGhk6_d.o",
"mod": "PDUW04DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"ZZxj5_d": {
"mode": 4,
"out": "ZZxj5_d.o",
"mod": "PRDW08DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"BL1m7_d": {
"mode": 4,
"out": "BL1m7_d.o",
"mod": "PVDD1ANA_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"BM4bj_d": {
"mode": 4,
"out": "BM4bj_d.o",
"mod": "sirv_gnrl_dffl",
"text": 1659,
"bytes": 11420,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"nS0i0_d": {
"mode": 4,
"out": "nS0i0_d.o",
"mod": "lvds_if",
"text": 399,
"bytes": 11824,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"urn8Q_d": {
"mode": 4,
"out": "urn8Q_d.o",
"mod": "PVDD2POC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
},
"YBQ1m_d": {
"mode": 4,
"out": "YBQ1m_d.o",
"mod": "PVSS2AC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32574_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.41078599999999998,
"ru_majflt": 0,
"ru_minflt": 7318,
"ru_stime_sec": 0.039208,
"ru_maxrss_kb": 61652,
"ru_nvcsw": 23
},
"cpu_cycles_end": 69836691156452382,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

799
DA4008_V1.2/sim/chip_top/csrc/cgproc.32575.json Normal file
View File

@ -0,0 +1,799 @@
{
"Modules": {
"dac_regfile": {
"end_perf": [
2.6093778610229492,
0.136378,
0.017047,
322948,
322948,
69836690372907400,
506806140929,
0
],
"Compiled Times": 1,
"start_perf": [
2.4570310115814209,
0.00107,
0.0,
321944,
321944,
1773384885.4965091,
69836689977165492
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 1225,
"nQuads": 9772,
"nMops": 29286
},
"PRCUT_G": {
"end_perf": [
2.8436558246612549,
0.33948699999999998,
0.038053999999999998,
322948,
322972,
69836690981936998,
197568495617,
0
],
"Compiled Times": 1,
"start_perf": [
2.8420579433441162,
0.33887400000000001,
0.037095000000000003,
322948,
322972,
1773384885.881536,
69836690977772840
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD1DGZ_H_G": {
"end_perf": [
2.8451728820800781,
0.340951,
0.038106000000000001,
322948,
322972,
69836690985882028,
335007449089,
0
],
"Compiled Times": 1,
"start_perf": [
2.8436939716339111,
0.33952100000000002,
0.038058000000000002,
322948,
322972,
1773384885.883172,
69836690981999182
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"spi_bus_decoder_0000": {
"end_perf": [
2.7449018955230713,
0.264955,
0.023994999999999999,
322948,
322972,
69836690725190666,
661424963585,
0
],
"Compiled Times": 1,
"start_perf": [
2.7085568904876709,
0.22964100000000001,
0.022963999999999998,
322948,
322972,
1773384885.748035,
69836690630644230
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 394,
"nQuads": 2554,
"nMops": 6444
},
"PRDW16SDGZ_H_G": {
"end_perf": [
2.8182709217071533,
0.32364900000000002,
0.031158000000000002,
322948,
322972,
69836690915961284,
249108103169,
0
],
"Compiled Times": 1,
"start_perf": [
2.7986049652099609,
0.31010700000000002,
0.0281,
322948,
322972,
1773384885.838083,
69836690864766998
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"systemregfile": {
"end_perf": [
2.7084980010986328,
0.22958799999999999,
0.022957999999999999,
322948,
322972,
69836690630544210,
493921239041,
0
],
"Compiled Times": 1,
"start_perf": [
2.6094708442687988,
0.136378,
0.017141,
322948,
322948,
1773384885.6489489,
69836690373020132
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 881,
"nQuads": 6948,
"nMops": 18207
},
"sirv_gnrl_ltch": {
"end_perf": [
2.8403358459472656,
0.33812700000000001,
0.036119999999999999,
322948,
322972,
69836690973315176,
584115552257,
0
],
"Compiled Times": 1,
"start_perf": [
2.8288910388946533,
0.33039200000000002,
0.034040000000000001,
322948,
322972,
1773384885.8683691,
69836690943512002
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 17,
"nQuads": 72,
"nMops": 147
},
"DA4008_DEM_Parallel_PRBS_64CH": {
"end_perf": [
2.747046947479248,
0.26708100000000001,
0.024007000000000001,
322948,
322972,
69836690730753564,
648540061697,
0
],
"Compiled Times": 1,
"start_perf": [
2.7449519634246826,
0.26500099999999999,
0.024,
322948,
322972,
1773384885.78443,
69836690725274166
],
"child_modules": {
"DA4008_DEM_Parallel_PRBS_1CH": 64
},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PDDW04SDGZ_H_G": {
"end_perf": [
2.7527270317077637,
0.272758,
0.02401,
322948,
322972,
69836690745531766,
51539607553,
0
],
"Compiled Times": 1,
"start_perf": [
2.7470848560333252,
0.26711699999999999,
0.02401,
322948,
322972,
1773384885.7865629,
69836690730814168
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDDW12SDGZ_H_G": {
"end_perf": [
2.7581570148468018,
0.27818300000000001,
0.024015000000000002,
322948,
322972,
69836690759647674,
85899345921,
0
],
"Compiled Times": 1,
"start_perf": [
2.7527709007263184,
0.27280199999999999,
0.02401,
322948,
322972,
1773384885.792249,
69836690745602100
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW12SDGZ_H_G": {
"end_perf": [
2.7792508602142334,
0.296429,
0.026037000000000001,
322948,
322972,
69836690814499374,
154618822657,
0
],
"Compiled Times": 1,
"start_perf": [
2.7637019157409668,
0.28274199999999999,
0.024976999999999999,
322948,
322972,
1773384885.80318,
69836690774017930
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW04SDGZ_H_G": {
"end_perf": [
2.7636580467224121,
0.28270200000000001,
0.024972999999999999,
322948,
322972,
69836690773948476,
120259084289,
0
],
"Compiled Times": 1,
"start_perf": [
2.7581989765167236,
0.27822200000000002,
0.024018999999999999,
322948,
322972,
1773384885.797677,
69836690759712114
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW08SDGZ_H_G": {
"end_perf": [
2.7985589504241943,
0.31006499999999998,
0.028095999999999999,
322948,
322972,
69836690864697816,
214748364801,
0
],
"Compiled Times": 1,
"start_perf": [
2.779296875,
0.29647200000000001,
0.026041000000000002,
322948,
322972,
1773384885.8187749,
69836690814565558
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW12SDGZ_H_G": {
"end_perf": [
2.8288469314575195,
0.33035100000000001,
0.034035999999999997,
322948,
322972,
69836690943442890,
283467841537,
0
],
"Compiled Times": 1,
"start_perf": [
2.8183219432830811,
0.32369700000000001,
0.031163,
322948,
322972,
1773384885.8578,
69836690916033182
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PVDD3A_H_G": {
"end_perf": [
2.8468139171600342,
0.341553,
0.039063000000000001,
322948,
322972,
69836690990152508,
369367187457,
0
],
"Compiled Times": 1,
"start_perf": [
2.8452110290527344,
0.34098699999999998,
0.038109999999999998,
322948,
322972,
1773384885.8846891,
69836690985943462
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PCLAMPC_H_G": {
"end_perf": [
2.8420059680938721,
0.33882699999999999,
0.037089999999999998,
322948,
322972,
69836690977679264,
17179869185,
0
],
"Compiled Times": 1,
"start_perf": [
2.8403799533843994,
0.338167,
0.036124000000000003,
322948,
322972,
1773384885.879858,
69836690973414116
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS1ANA_H_G": {
"end_perf": [
2.848397970199585,
0.341588,
0.040565999999999998,
322948,
322972,
69836690994266096,
403726925825,
0
],
"Compiled Times": 1,
"start_perf": [
2.8468518257141113,
0.341588,
0.039066999999999998,
322948,
322972,
1773384885.8863299,
69836690990211682
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS2ANA_H_G": {
"end_perf": [
2.8502898216247559,
0.34193099999999998,
0.042113999999999999,
322948,
322972,
69836690999184708,
438086664193,
0
],
"Compiled Times": 1,
"start_perf": [
2.8484358787536621,
0.341588,
0.040604000000000001,
322948,
322972,
1773384885.8879139,
69836690994331764
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS3DGZ_H_G": {
"end_perf": [
2.8518788814544678,
0.34346700000000002,
0.042118000000000003,
322948,
322972,
69836691003320280,
472446402561,
0
],
"Compiled Times": 1,
"start_perf": [
2.8503270149230957,
0.34196500000000002,
0.042118000000000003,
322948,
322972,
1773384885.8898051,
69836690999245470
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32575_archive_1.a",
"objects": [
[
"LR0zI_d.o",
370598
],
[
"qcK8J_d.o",
254202
],
[
"qLaCg_d.o",
102370
],
[
"q09PC_d.o",
14484
],
[
"CQ4ek_d.o",
15776
],
[
"KpuhN_d.o",
15776
],
[
"wGYhm_d.o",
15756
],
[
"uKPxf_d.o",
15756
],
[
"S90qD_d.o",
15776
],
[
"V63WF_d.o",
15776
],
[
"EkH6u_d.o",
15756
],
[
"UTi0b_d.o",
11042
],
[
"UyGax_d.o",
7196
],
[
"uQmb5_d.o",
7160
],
[
"Eie6s_d.o",
7196
],
[
"DTJPF_d.o",
7194
],
[
"HtwuV_d.o",
7196
],
[
"g8kcb_d.o",
7196
],
[
"rq1J0_d.o",
7196
]
],
"size": 913402
}
],
"CompUnits": {
"qLaCg_d": {
"mode": 4,
"out": "qLaCg_d.o",
"mod": "spi_bus_decoder_0000",
"text": 50697,
"bytes": 102370,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"Eie6s_d": {
"mode": 4,
"out": "Eie6s_d.o",
"mod": "PVDD1DGZ_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"LR0zI_d": {
"mode": 4,
"out": "LR0zI_d.o",
"mod": "dac_regfile",
"text": 206093,
"bytes": 370598,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"EkH6u_d": {
"mode": 4,
"out": "EkH6u_d.o",
"mod": "PRUW12SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"qcK8J_d": {
"mode": 4,
"out": "qcK8J_d.o",
"mod": "systemregfile",
"text": 132009,
"bytes": 254202,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"V63WF_d": {
"mode": 4,
"out": "V63WF_d.o",
"mod": "PRDW16SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"g8kcb_d": {
"mode": 4,
"out": "g8kcb_d.o",
"mod": "PVSS2ANA_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"CQ4ek_d": {
"mode": 4,
"out": "CQ4ek_d.o",
"mod": "PDDW04SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"q09PC_d": {
"mode": 4,
"out": "q09PC_d.o",
"mod": "DA4008_DEM_Parallel_PRBS_64CH",
"text": 315,
"bytes": 14484,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"KpuhN_d": {
"mode": 4,
"out": "KpuhN_d.o",
"mod": "PDDW12SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"wGYhm_d": {
"mode": 4,
"out": "wGYhm_d.o",
"mod": "PDUW04SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"UTi0b_d": {
"mode": 4,
"out": "UTi0b_d.o",
"mod": "sirv_gnrl_ltch",
"text": 1547,
"bytes": 11042,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"uKPxf_d": {
"mode": 4,
"out": "uKPxf_d.o",
"mod": "PDUW12SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"S90qD_d": {
"mode": 4,
"out": "S90qD_d.o",
"mod": "PRDW08SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"HtwuV_d": {
"mode": 4,
"out": "HtwuV_d.o",
"mod": "PVSS1ANA_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"UyGax_d": {
"mode": 4,
"out": "UyGax_d.o",
"mod": "PCLAMPC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"uQmb5_d": {
"mode": 4,
"out": "uQmb5_d.o",
"mod": "PRCUT_G",
"text": 299,
"bytes": 7160,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"DTJPF_d": {
"mode": 4,
"out": "DTJPF_d.o",
"mod": "PVDD3A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
},
"rq1J0_d": {
"mode": 4,
"out": "rq1J0_d.o",
"mod": "PVSS3DGZ_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32575_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.343754,
"ru_majflt": 0,
"ru_minflt": 6707,
"ru_stime_sec": 0.042118000000000003,
"ru_maxrss_kb": 60388,
"ru_nvcsw": 59
},
"cpu_cycles_end": 69836691004001638,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

804
DA4008_V1.2/sim/chip_top/csrc/cgproc.32576.json Normal file
View File

@ -0,0 +1,804 @@
{
"Modules": {
"PDDW04SDGZ_V_G": {
"end_perf": [
2.778831958770752,
0.29907099999999998,
0.023005000000000001,
322948,
322972,
69836690813407246,
55834574849,
0
],
"Compiled Times": 1,
"start_perf": [
2.7731578350067139,
0.29537600000000003,
0.021026,
322948,
322972,
1773384885.8126359,
69836690798606132
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW16SDGZ_V_G": {
"end_perf": [
2.8387229442596436,
0.33497700000000002,
0.032190000000000003,
322948,
322972,
69836690969136296,
253403070465,
0
],
"Compiled Times": 1,
"start_perf": [
2.8288609981536865,
0.32991900000000002,
0.030175,
322948,
322972,
1773384885.8683391,
69836690943435312
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"DEM_Reverse_64CH_0000": {
"end_perf": [
2.6399428844451904,
0.165212,
0.018023000000000001,
322948,
322948,
69836690452312058,
691489734657,
0
],
"Compiled Times": 1,
"start_perf": [
2.4571409225463867,
0.00042999999999999999,
0.0,
321944,
321944,
1773384885.496619,
69836689977113818
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 1504,
"nQuads": 10851,
"nMops": 32497
},
"awg_top": {
"end_perf": [
2.7368478775024414,
0.261131,
0.019009000000000002,
322948,
322972,
69836690704251028,
631360192513,
0
],
"Compiled Times": 1,
"start_perf": [
2.640002965927124,
0.165267,
0.018029,
322948,
322948,
1773384885.679481,
69836690452408106
],
"child_modules": {
"dpram": 1,
"sram_if_0001": 1,
"sram_dmux_w_0000": 1,
"sram_if_0002": 1
},
"Compiled": "Yes",
"nRouts": 770,
"nQuads": 6143,
"nMops": 16760
},
"PDUW12SDGZ_V_G": {
"end_perf": [
2.8217568397521973,
0.32550699999999999,
0.028216999999999999,
322948,
322972,
69836690925011144,
158913789953,
0
],
"Compiled Times": 1,
"start_perf": [
2.8023278713226318,
0.31373499999999999,
0.025218999999999998,
322948,
322972,
1773384885.8418059,
69836690874448476
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"syn_fwft_fifo": {
"end_perf": [
2.7625110149383545,
0.28581699999999999,
0.019987000000000001,
322948,
322972,
69836690770976816,
502511173633,
0
],
"Compiled Times": 1,
"start_perf": [
2.7368969917297363,
0.26117699999999999,
0.019012000000000001,
322948,
322972,
1773384885.7763751,
69836690704353530
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 165,
"nQuads": 1370,
"nMops": 3886
},
"rst_gen_unit": {
"end_perf": [
2.7731108665466309,
0.29533199999999998,
0.021023,
322948,
322972,
69836690798531622,
541165879297,
0
],
"Compiled Times": 1,
"start_perf": [
2.7625608444213867,
0.28586400000000001,
0.019990000000000001,
322948,
322972,
1773384885.8020389,
69836690771064696
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 107,
"nQuads": 576,
"nMops": 1152
},
"PDDW12SDGZ_V_G": {
"end_perf": [
2.7938368320465088,
0.30766700000000002,
0.024209000000000001,
322948,
322972,
69836690852415562,
90194313217,
0
],
"Compiled Times": 1,
"start_perf": [
2.7788748741149902,
0.29911199999999999,
0.023008000000000001,
322948,
322972,
1773384885.8183529,
69836690813469070
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW04SDGZ_V_G": {
"end_perf": [
2.8022840023040771,
0.313693,
0.025215999999999999,
322948,
322972,
69836690874381030,
124554051585,
0
],
"Compiled Times": 1,
"start_perf": [
2.7938778400421143,
0.30770700000000001,
0.024212999999999998,
322948,
322972,
1773384885.8333559,
69836690852479932
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 25,
"nQuads": 151,
"nMops": 361
},
"PVDD1DGZ_V_G": {
"end_perf": [
2.8558690547943115,
0.34797099999999997,
0.036205000000000001,
322948,
322972,
69836691013690776,
339302416385,
0
],
"Compiled Times": 1,
"start_perf": [
2.8542728424072266,
0.34734300000000001,
0.035236999999999997,
322948,
322972,
1773384885.8937509,
69836691009501936
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PRDW08SDGZ_V_G": {
"end_perf": [
2.8288178443908691,
0.32987899999999998,
0.030171,
322948,
322972,
69836690943364558,
219043332097,
0
],
"Compiled Times": 1,
"start_perf": [
2.8218009471893311,
0.325548,
0.028219999999999999,
322948,
322972,
1773384885.861279,
69836690925076522
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW12SDGZ_V_G": {
"end_perf": [
2.8450679779052734,
0.34127000000000002,
0.032214,
322948,
322972,
69836690985625808,
287762808833,
0
],
"Compiled Times": 1,
"start_perf": [
2.8387730121612549,
0.33502300000000002,
0.032194,
322948,
322972,
1773384885.8782511,
69836690969213160
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"ulink_descrambler_128": {
"end_perf": [
2.8509578704833984,
0.34611799999999998,
0.033203000000000003,
322948,
322972,
69836691000926000,
519691042817,
0
],
"Compiled Times": 1,
"start_perf": [
2.8451159000396729,
0.34131499999999998,
0.032217999999999997,
322948,
322972,
1773384885.884594,
69836690985702808
],
"child_modules": {
"ulink_descrambler_32": 4
},
"Compiled": "Yes",
"nRouts": 34,
"nQuads": 211,
"nMops": 453
},
"PCLAMPC_V_G": {
"end_perf": [
2.8527328968048096,
0.34686600000000001,
0.034182999999999998,
322948,
322972,
69836691005539326,
21474836481,
0
],
"Compiled Times": 1,
"start_perf": [
2.8509988784790039,
0.34615600000000002,
0.033205999999999999,
322948,
322972,
1773384885.8904769,
69836691000993060
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS1ANA_V_G": {
"end_perf": [
2.8590118885040283,
0.349997,
0.037212000000000002,
322948,
322972,
69836691021858572,
408021893121,
0
],
"Compiled Times": 1,
"start_perf": [
2.8575809001922607,
0.34861500000000001,
0.037171999999999997,
322948,
322972,
1773384885.897059,
69836691018104488
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PRCUTA_G": {
"end_perf": [
2.8542368412017822,
0.34731000000000001,
0.035234000000000001,
322948,
322972,
69836691009444220,
201863462913,
0
],
"Compiled Times": 1,
"start_perf": [
2.8527719974517822,
0.34690199999999999,
0.034187000000000002,
322948,
322972,
1773384885.8922501,
69836691005602740
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD3A_V_G": {
"end_perf": [
2.8575448989868164,
0.34858299999999998,
0.037168,
322948,
322972,
69836691018048004,
373662154753,
0
],
"Compiled Times": 1,
"start_perf": [
2.8559069633483887,
0.34800599999999998,
0.036207999999999997,
322948,
322972,
1773384885.895385,
69836691013750250
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS2ANA_V_G": {
"end_perf": [
2.8607959747314453,
0.35003000000000001,
0.038941000000000003,
322948,
322972,
69836691026503098,
442381631489,
0
],
"Compiled Times": 1,
"start_perf": [
2.8590478897094727,
0.35003000000000001,
0.037214999999999998,
322948,
322972,
1773384885.898526,
69836691021921184
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS3DGZ_V_G": {
"end_perf": [
2.8625228404998779,
0.350524,
0.040174000000000001,
322948,
322972,
69836691030989060,
476741369857,
0
],
"Compiled Times": 1,
"start_perf": [
2.8608348369598389,
0.35003000000000001,
0.038981000000000002,
322948,
322972,
1773384885.9003129,
69836691026565620
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32576_archive_1.a",
"objects": [
[
"YnCHV_d.o",
424684
],
[
"J5zQK_d.o",
224648
],
[
"gzftm_d.o",
58932
],
[
"anuMN_d.o",
26100
],
[
"J6fGD_d.o",
15776
],
[
"Pzaun_d.o",
15776
],
[
"mJZpP_d.o",
16200
],
[
"qCQFW_d.o",
15756
],
[
"JznNw_d.o",
15776
],
[
"YRh5I_d.o",
15776
],
[
"yt645_d.o",
15756
],
[
"qxEhc_d.o",
15890
],
[
"EyyeT_d.o",
7196
],
[
"uuDJt_d.o",
7192
],
[
"sPggV_d.o",
7196
],
[
"t6fPF_d.o",
7194
],
[
"gL5Pd_d.o",
7196
],
[
"Md441_d.o",
7196
],
[
"IZu3i_d.o",
7196
]
],
"size": 911436
}
],
"CompUnits": {
"YnCHV_d": {
"mode": 4,
"out": "YnCHV_d.o",
"mod": "DEM_Reverse_64CH_0000",
"text": 266159,
"bytes": 424684,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"J5zQK_d": {
"mode": 4,
"out": "J5zQK_d.o",
"mod": "awg_top",
"text": 117645,
"bytes": 224648,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"gzftm_d": {
"mode": 4,
"out": "gzftm_d.o",
"mod": "syn_fwft_fifo",
"text": 28013,
"bytes": 58932,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"yt645_d": {
"mode": 4,
"out": "yt645_d.o",
"mod": "PRUW12SDGZ_V_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"gL5Pd_d": {
"mode": 4,
"out": "gL5Pd_d.o",
"mod": "PVSS1ANA_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"anuMN_d": {
"mode": 4,
"out": "anuMN_d.o",
"mod": "rst_gen_unit",
"text": 9751,
"bytes": 26100,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"YRh5I_d": {
"mode": 4,
"out": "YRh5I_d.o",
"mod": "PRDW16SDGZ_V_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"qCQFW_d": {
"mode": 4,
"out": "qCQFW_d.o",
"mod": "PDUW12SDGZ_V_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"J6fGD_d": {
"mode": 4,
"out": "J6fGD_d.o",
"mod": "PDDW04SDGZ_V_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"mJZpP_d": {
"mode": 4,
"out": "mJZpP_d.o",
"mod": "PDUW04SDGZ_V_G",
"text": 3835,
"bytes": 16200,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"Pzaun_d": {
"mode": 4,
"out": "Pzaun_d.o",
"mod": "PDDW12SDGZ_V_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"JznNw_d": {
"mode": 4,
"out": "JznNw_d.o",
"mod": "PRDW08SDGZ_V_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"qxEhc_d": {
"mode": 4,
"out": "qxEhc_d.o",
"mod": "ulink_descrambler_128",
"text": 4043,
"bytes": 15890,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"EyyeT_d": {
"mode": 4,
"out": "EyyeT_d.o",
"mod": "PCLAMPC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"t6fPF_d": {
"mode": 4,
"out": "t6fPF_d.o",
"mod": "PVDD3A_V_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"sPggV_d": {
"mode": 4,
"out": "sPggV_d.o",
"mod": "PVDD1DGZ_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"uuDJt_d": {
"mode": 4,
"out": "uuDJt_d.o",
"mod": "PRCUTA_G",
"text": 299,
"bytes": 7192,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"Md441_d": {
"mode": 4,
"out": "Md441_d.o",
"mod": "PVSS2ANA_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
},
"IZu3i_d": {
"mode": 4,
"out": "IZu3i_d.o",
"mod": "PVSS3DGZ_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32576_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.35073700000000002,
"ru_majflt": 0,
"ru_minflt": 6697,
"ru_stime_sec": 0.040198999999999999,
"ru_maxrss_kb": 60960,
"ru_nvcsw": 77
},
"cpu_cycles_end": 69836691031546354,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

808
DA4008_V1.2/sim/chip_top/csrc/cgproc.32577.json Normal file
View File

@ -0,0 +1,808 @@
{
"Modules": {
"PDUW16DGZ_H_G": {
"end_perf": [
2.7402908802032471,
0.25465500000000002,
0.028072,
322948,
322972,
69836690713194618,
163208757249,
0
],
"Compiled Times": 1,
"start_perf": [
2.73478102684021,
0.249196,
0.028021999999999998,
322948,
322972,
1773384885.7742591,
69836690698830370
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"sram_if": {
"end_perf": [
2.7646160125732422,
0.269903,
0.036866000000000003,
322948,
322972,
69836690776419328,
605590388737,
0
],
"Compiled Times": 1,
"start_perf": [
2.7624969482421875,
0.269903,
0.034986999999999997,
322948,
322972,
1773384885.801975,
69836690770879216
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 13,
"nQuads": 30,
"nMops": 73
},
"DEM_PhaseSync_4008": {
"end_perf": [
2.5689079761505127,
0.094365000000000004,
0.017066000000000001,
322948,
322948,
69836690267631426,
639950127105,
0
],
"Compiled Times": 1,
"start_perf": [
2.4582059383392334,
0.00072599999999999997,
0.0,
321944,
321944,
1773384885.497684,
69836689979872840
],
"child_modules": {
"DA4008_DEM_Parallel_PRBS_64CH": 1
},
"Compiled": "Yes",
"nRouts": 1320,
"nQuads": 10922,
"nMops": 21548
},
"DA4008_DEM_Parallel_PRBS_1CH": {
"end_perf": [
2.7182228565216064,
0.23662,
0.024063000000000001,
322948,
322972,
69836690655823104,
644245094401,
0
],
"Compiled Times": 1,
"start_perf": [
2.7063329219818115,
0.22577800000000001,
0.023078999999999999,
322948,
322972,
1773384885.745811,
69836690624871808
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 56,
"nQuads": 590,
"nMops": 1959
},
"PVDD1A_H_G": {
"end_perf": [
2.7575149536132812,
0.26591900000000002,
0.033988999999999998,
322948,
322972,
69836690757954188,
309237645313,
0
],
"Compiled Times": 1,
"start_perf": [
2.7563748359680176,
0.265683,
0.033085000000000003,
322948,
322972,
1773384885.7958529,
69836690754998860
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS1DGZ_H_G": {
"end_perf": [
2.761293888092041,
0.26961000000000002,
0.034077000000000003,
322948,
322972,
69836690767780404,
412316860417,
0
],
"Compiled Times": 1,
"start_perf": [
2.7601828575134277,
0.268511,
0.034063999999999997,
322948,
322972,
1773384885.7996609,
69836690764861080
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"ulink_rx": {
"end_perf": [
2.682548999786377,
0.203065,
0.022006999999999999,
322948,
322972,
69836690563091384,
511101108225,
0
],
"Compiled Times": 1,
"start_perf": [
2.5689740180969238,
0.094421000000000005,
0.017076000000000001,
322948,
322948,
1773384885.6084521,
69836690267730344
],
"child_modules": {
"ulink_descrambler_128": 1,
"ulink_frame_receiver_0000": 1
},
"Compiled": "Yes",
"nRouts": 837,
"nQuads": 6216,
"nMops": 16015
},
"PDB3A_H_G": {
"end_perf": [
2.7563438415527344,
0.26565499999999997,
0.033080999999999999,
322948,
322972,
69836690754911446,
25769803777,
0
],
"Compiled Times": 1,
"start_perf": [
2.7551488876342773,
0.26548300000000002,
0.032058000000000003,
322948,
322972,
1773384885.794627,
69836690751771512
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"dpram": {
"end_perf": [
2.7062859535217285,
0.22573399999999999,
0.023074999999999998,
322948,
322972,
69836690624786902,
614180323329,
0
],
"Compiled Times": 1,
"start_perf": [
2.6826069355010986,
0.20311799999999999,
0.022012,
322948,
322972,
1773384885.722085,
69836690563175430
],
"child_modules": {
"tsdn28hpcpuhdb4096x128m4mw_170a": 8
},
"Compiled": "Yes",
"nRouts": 198,
"nQuads": 1187,
"nMops": 6110
},
"PDDW16DGZ_H_G": {
"end_perf": [
2.729464054107666,
0.24485799999999999,
0.027042,
322948,
322972,
69836690685042122,
94489280513,
0
],
"Compiled Times": 1,
"start_perf": [
2.7239580154418945,
0.23937600000000001,
0.027042,
322948,
322972,
1773384885.7634361,
69836690670685898
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDDW08DGZ_H_G": {
"end_perf": [
2.7239148616790771,
0.23933699999999999,
0.027038,
322948,
322972,
69836690670615464,
60129542145,
0
],
"Compiled Times": 1,
"start_perf": [
2.7182679176330566,
0.23666100000000001,
0.024067000000000002,
322948,
322972,
1773384885.757746,
69836690655895536
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW08DGZ_H_G": {
"end_perf": [
2.7347400188446045,
0.24915799999999999,
0.028017,
322948,
322972,
69836690698758434,
128849018881,
0
],
"Compiled Times": 1,
"start_perf": [
2.7295069694519043,
0.24490100000000001,
0.027042,
322948,
322972,
1773384885.768985,
69836690685110534
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW12DGZ_H_G": {
"end_perf": [
2.7455599308013916,
0.25899699999999998,
0.028999,
322948,
322972,
69836690726878700,
223338299393,
0
],
"Compiled Times": 1,
"start_perf": [
2.7403340339660645,
0.25469399999999998,
0.028076,
322948,
322972,
1773384885.7798121,
69836690713260946
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW08DGZ_H_G": {
"end_perf": [
2.7496199607849121,
0.26205099999999998,
0.030005,
322948,
322972,
69836690737436088,
257698037761,
0
],
"Compiled Times": 1,
"start_perf": [
2.7455940246582031,
0.25902799999999998,
0.029003000000000001,
322948,
322972,
1773384885.7850721,
69836690726929450
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW16DGZ_H_G": {
"end_perf": [
2.7537879943847656,
0.26416099999999998,
0.032018999999999999,
322948,
322972,
69836690748271586,
292057776129,
0
],
"Compiled Times": 1,
"start_perf": [
2.74965500831604,
0.26208199999999998,
0.030009000000000001,
322948,
322972,
1773384885.7891331,
69836690737490574
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"iopad": {
"end_perf": [
2.7551178932189941,
0.265455,
0.032055,
322948,
322972,
69836690751720038,
489626271745,
0
],
"Compiled Times": 1,
"start_perf": [
2.753821849822998,
0.26419100000000001,
0.032023000000000003,
322948,
322972,
1773384885.7932999,
69836690748320624
],
"child_modules": {
"PDUW08SDGZ_V_G": 3,
"PDUW04SDGZ_V_G": 3,
"PDDW04SDGZ_V_G": 2
},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD2ANA_H_G": {
"end_perf": [
2.7589929103851318,
0.26734200000000002,
0.034042999999999997,
322948,
322972,
69836690761797324,
343597383681,
0
],
"Compiled Times": 1,
"start_perf": [
2.7575440406799316,
0.26594400000000001,
0.033992000000000001,
322948,
322972,
1773384885.7970221,
69836690757998506
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD3AC_H_G": {
"end_perf": [
2.7601540088653564,
0.26848499999999997,
0.034061000000000001,
322948,
322972,
69836690764815728,
377957122049,
0
],
"Compiled Times": 1,
"start_perf": [
2.7590219974517822,
0.26736799999999999,
0.034046,
322948,
322972,
1773384885.7985001,
69836690761843606
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS2DGZ_H_G": {
"end_perf": [
2.7624669075012207,
0.269876,
0.034983,
322948,
322972,
69836690770830508,
446676598785,
0
],
"Compiled Times": 1,
"start_perf": [
2.7613248825073242,
0.26963799999999999,
0.034079999999999999,
322948,
322972,
1773384885.8008029,
69836690767832226
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32577_archive_1.a",
"objects": [
[
"sIRhK_d.o",
299032
],
[
"dteMU_d.o",
229374
],
[
"bQxt6_d.o",
83732
],
[
"cQW1k_d.o",
27078
],
[
"C0gYT_d.o",
15774
],
[
"GzkJA_d.o",
15774
],
[
"KkPJH_d.o",
15754
],
[
"M7qR3_d.o",
15754
],
[
"VaZm2_d.o",
15774
],
[
"fLemy_d.o",
15754
],
[
"AVYgt_d.o",
15754
],
[
"ga3jL_d.o",
8400
],
[
"dfLHW_d.o",
7194
],
[
"zNPu5_d.o",
7194
],
[
"mZVHG_d.o",
7196
],
[
"U0PST_d.o",
7196
],
[
"Zp1LH_d.o",
7196
],
[
"ke5cH_d.o",
7196
],
[
"NABmh_d.o",
9728
]
],
"size": 810854
}
],
"CompUnits": {
"U0PST_d": {
"mode": 4,
"out": "U0PST_d.o",
"mod": "PVDD3AC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"sIRhK_d": {
"mode": 4,
"out": "sIRhK_d.o",
"mod": "DEM_PhaseSync_4008",
"text": 197791,
"bytes": 299032,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"dteMU_d": {
"mode": 4,
"out": "dteMU_d.o",
"mod": "ulink_rx",
"text": 111749,
"bytes": 229374,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"zNPu5_d": {
"mode": 4,
"out": "zNPu5_d.o",
"mod": "PVDD1A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"bQxt6_d": {
"mode": 4,
"out": "bQxt6_d.o",
"mod": "dpram",
"text": 51639,
"bytes": 83732,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"cQW1k_d": {
"mode": 4,
"out": "cQW1k_d.o",
"mod": "DA4008_DEM_Parallel_PRBS_1CH",
"text": 14187,
"bytes": 27078,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"KkPJH_d": {
"mode": 4,
"out": "KkPJH_d.o",
"mod": "PDUW08DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"NABmh_d": {
"mode": 4,
"out": "NABmh_d.o",
"mod": "sram_if",
"text": 715,
"bytes": 9728,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"C0gYT_d": {
"mode": 4,
"out": "C0gYT_d.o",
"mod": "PDDW08DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"M7qR3_d": {
"mode": 4,
"out": "M7qR3_d.o",
"mod": "PDUW16DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"GzkJA_d": {
"mode": 4,
"out": "GzkJA_d.o",
"mod": "PDDW16DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"VaZm2_d": {
"mode": 4,
"out": "VaZm2_d.o",
"mod": "PRDW12DGZ_H_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"fLemy_d": {
"mode": 4,
"out": "fLemy_d.o",
"mod": "PRUW08DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"AVYgt_d": {
"mode": 4,
"out": "AVYgt_d.o",
"mod": "PRUW16DGZ_H_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"ga3jL_d": {
"mode": 4,
"out": "ga3jL_d.o",
"mod": "iopad",
"text": 491,
"bytes": 8400,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"dfLHW_d": {
"mode": 4,
"out": "dfLHW_d.o",
"mod": "PDB3A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"mZVHG_d": {
"mode": 4,
"out": "mZVHG_d.o",
"mod": "PVDD2ANA_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"Zp1LH_d": {
"mode": 4,
"out": "Zp1LH_d.o",
"mod": "PVSS1DGZ_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
},
"ke5cH_d": {
"mode": 4,
"out": "ke5cH_d.o",
"mod": "PVSS2DGZ_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32577_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.26999899999999999,
"ru_majflt": 0,
"ru_minflt": 6822,
"ru_stime_sec": 0.036998999999999997,
"ru_maxrss_kb": 61192,
"ru_nvcsw": 17
},
"cpu_cycles_end": 69836690776966932,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

804
DA4008_V1.2/sim/chip_top/csrc/cgproc.32578.json Normal file
View File

@ -0,0 +1,804 @@
{
"Modules": {
"PDB3A_V_G": {
"end_perf": [
2.7675080299377441,
0.28079700000000002,
0.026980000000000001,
322948,
322972,
69836690783952896,
30064771073,
0
],
"Compiled Times": 1,
"start_perf": [
2.7644338607788086,
0.27986299999999997,
0.026039,
322948,
322972,
1773384885.8039119,
69836690775920874
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"TB": {
"end_perf": [
2.5729489326477051,
0.096753000000000006,
0.017954000000000001,
322944,
322944,
69836690278131050,
725849473025,
0
],
"Compiled Times": 1,
"start_perf": [
2.4591670036315918,
0.0,
0.00091699999999999995,
321944,
321944,
1773384885.4986451,
69836689982708568
],
"child_modules": {
"lvds_if": 1,
"spi_if": 1,
"da4008_chip_top": 1,
"DEM_Reverse_64CH_0000": 1
},
"Compiled": "Yes",
"nRouts": 639,
"nQuads": 7130,
"nMops": 27153
},
"PRUW08DGZ_V_G": {
"end_perf": [
2.7568628787994385,
0.27242300000000003,
0.025944999999999999,
322948,
322972,
69836690756282020,
261993005057,
0
],
"Compiled Times": 1,
"start_perf": [
2.7515590190887451,
0.268096,
0.024969000000000002,
322948,
322972,
1773384885.7910371,
69836690742449658
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"spi_slave": {
"end_perf": [
2.6977469921112061,
0.21854899999999999,
0.020955999999999999,
322948,
322972,
69836690602609410,
665719930881,
0
],
"Compiled Times": 1,
"start_perf": [
2.5730128288269043,
0.096808000000000005,
0.017964000000000001,
322944,
322944,
1773384885.6124909,
69836690278233184
],
"child_modules": {
"spi_sys_0000": 1
},
"Compiled": "Yes",
"nRouts": 1020,
"nQuads": 9193,
"nMops": 25069
},
"PDUW16DGZ_V_G": {
"end_perf": [
2.7460968494415283,
0.26263700000000001,
0.024965000000000001,
322948,
322972,
69836690728288722,
167503724545,
0
],
"Compiled Times": 1,
"start_perf": [
2.7406919002532959,
0.25729000000000002,
0.024930999999999998,
322948,
322972,
1773384885.78017,
69836690714192444
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"clk_gen": {
"end_perf": [
2.7134919166564941,
0.234289,
0.020962000000000001,
322948,
322972,
69836690643523302,
687194767361,
0
],
"Compiled Times": 1,
"start_perf": [
2.6978108882904053,
0.218608,
0.020962000000000001,
322948,
322972,
1773384885.737289,
69836690602701426
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 126,
"nQuads": 1019,
"nMops": 2525
},
"PDDW16DGZ_V_G": {
"end_perf": [
2.7353079319000244,
0.25285099999999999,
0.023984999999999999,
322948,
322972,
69836690700237926,
98784247809,
0
],
"Compiled Times": 1,
"start_perf": [
2.7299048900604248,
0.24748500000000001,
0.023949999999999999,
322948,
322972,
1773384885.769383,
69836690686146898
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW16DGZ_V_G": {
"end_perf": [
2.7624249458312988,
0.27798099999999998,
0.025947999999999999,
322948,
322972,
69836690770745002,
296352743425,
0
],
"Compiled Times": 1,
"start_perf": [
2.7569048404693604,
0.27246199999999998,
0.025947999999999999,
322948,
322972,
1773384885.7963829,
69836690756347458
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"ulink_descrambler_32": {
"end_perf": [
2.7237529754638672,
0.24255399999999999,
0.022957000000000002,
322948,
322972,
69836690670197832,
515396075521,
0
],
"Compiled Times": 1,
"start_perf": [
2.7135410308837891,
0.23433799999999999,
0.020962000000000001,
322948,
322972,
1773384885.7530191,
69836690643602546
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 58,
"nQuads": 441,
"nMops": 1146
},
"PDDW08DGZ_V_G": {
"end_perf": [
2.7298610210418701,
0.247444,
0.023945999999999999,
322948,
322972,
69836690686086284,
64424509441,
0
],
"Compiled Times": 1,
"start_perf": [
2.7237999439239502,
0.24259800000000001,
0.022962,
322948,
322972,
1773384885.763278,
69836690670275822
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"sram_if_0000": {
"end_perf": [
2.7771399021148682,
0.28936099999999998,
0.028035000000000001,
322948,
322972,
69836690808996700,
605590388737,
0
],
"Compiled Times": 1,
"start_perf": [
2.7749190330505371,
0.28716000000000003,
0.028015000000000002,
322948,
322972,
1773384885.8143971,
69836690803185408
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 13,
"nQuads": 30,
"nMops": 73
},
"PDUW08DGZ_V_G": {
"end_perf": [
2.7406489849090576,
0.25725100000000001,
0.024927000000000001,
322948,
322972,
69836690714126874,
133143986177,
0
],
"Compiled Times": 1,
"start_perf": [
2.7353520393371582,
0.25289099999999998,
0.023989,
322948,
322972,
1773384885.7748301,
69836690700309564
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW12DGZ_V_G": {
"end_perf": [
2.7515158653259277,
0.26805200000000001,
0.024969000000000002,
322948,
322972,
69836690742386208,
227633266689,
0
],
"Compiled Times": 1,
"start_perf": [
2.7461400032043457,
0.26267699999999999,
0.024969000000000002,
322948,
322972,
1773384885.7856181,
69836690728361514
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PVDD1A_V_G": {
"end_perf": [
2.7689950466156006,
0.28224100000000002,
0.027022999999999998,
322948,
322972,
69836690787822782,
313532612609,
0
],
"Compiled Times": 1,
"start_perf": [
2.7675459384918213,
0.280831,
0.026983,
322948,
322972,
1773384885.807024,
69836690784012566
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PCLAMP_G": {
"end_perf": [
2.7643928527832031,
0.27986299999999997,
0.025987,
322948,
322972,
69836690775855814,
12884901889,
0
],
"Compiled Times": 1,
"start_perf": [
2.7624678611755371,
0.27802500000000002,
0.025947999999999999,
322948,
322972,
1773384885.8019459,
69836690770812466
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 9,
"nQuads": 12,
"nMops": 8
},
"PVSS2DGZ_V_G": {
"end_perf": [
2.7748808860778809,
0.28712500000000002,
0.028011999999999999,
322948,
322972,
69836690803118762,
450971566081,
0
],
"Compiled Times": 1,
"start_perf": [
2.7734749317169189,
0.28575499999999998,
0.027976000000000001,
322948,
322972,
1773384885.812953,
69836690799431516
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD2ANA_V_G": {
"end_perf": [
2.7704498767852783,
0.28369299999999997,
0.027026000000000001,
322948,
322972,
69836690791601856,
347892350977,
0
],
"Compiled Times": 1,
"start_perf": [
2.7690329551696777,
0.28227600000000003,
0.027026000000000001,
322948,
322972,
1773384885.808511,
69836690787878612
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD3AC_V_G": {
"end_perf": [
2.7718949317932129,
0.28513699999999997,
0.027026000000000001,
322948,
322972,
69836690795360568,
382252089345,
0
],
"Compiled Times": 1,
"start_perf": [
2.7704868316650391,
0.28372999999999998,
0.027026000000000001,
322948,
322972,
1773384885.8099649,
69836690791662856
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS1DGZ_V_G": {
"end_perf": [
2.7734370231628418,
0.285721,
0.027972,
322948,
322972,
69836690799367534,
416611827713,
0
],
"Compiled Times": 1,
"start_perf": [
2.77193284034729,
0.28517599999999999,
0.027026000000000001,
322948,
322972,
1773384885.8114109,
69836690795418780
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
}
},
"ObjArchives": [
{
"archive": "archive.0/_32578_archive_1.a",
"objects": [
[
"sH4Fc_d.o",
300224
],
[
"eAsJz_d.o",
321458
],
[
"MEIvW_d.o",
37614
],
[
"yuek5_d.o",
22310
],
[
"K0TuH_d.o",
15774
],
[
"StNiL_d.o",
15774
],
[
"aEWK6_d.o",
15754
],
[
"FDqaf_d.o",
15754
],
[
"ZKk4u_d.o",
15774
],
[
"EtT2L_d.o",
15754
],
[
"ErxQ3_d.o",
15754
],
[
"DA1Pu_d.o",
8224
],
[
"xqWfY_d.o",
7194
],
[
"CNBi6_d.o",
7194
],
[
"J6VbG_d.o",
7196
],
[
"rZC3e_d.o",
7196
],
[
"jHcbf_d.o",
7196
],
[
"S5Dr6_d.o",
7196
],
[
"nJgqZ_d.o",
9748
]
],
"size": 853088
}
],
"CompUnits": {
"aEWK6_d": {
"mode": 4,
"out": "aEWK6_d.o",
"mod": "PDUW08DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"rZC3e_d": {
"mode": 4,
"out": "rZC3e_d.o",
"mod": "PVDD3AC_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"sH4Fc_d": {
"mode": 4,
"out": "sH4Fc_d.o",
"mod": "TB",
"text": 191257,
"bytes": 300224,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"eAsJz_d": {
"mode": 4,
"out": "eAsJz_d.o",
"mod": "spi_slave",
"text": 176617,
"bytes": 321458,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"MEIvW_d": {
"mode": 4,
"out": "MEIvW_d.o",
"mod": "clk_gen",
"text": 20705,
"bytes": 37614,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"jHcbf_d": {
"mode": 4,
"out": "jHcbf_d.o",
"mod": "PVSS1DGZ_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"yuek5_d": {
"mode": 4,
"out": "yuek5_d.o",
"mod": "ulink_descrambler_32",
"text": 8273,
"bytes": 22310,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"ErxQ3_d": {
"mode": 4,
"out": "ErxQ3_d.o",
"mod": "PRUW16DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"K0TuH_d": {
"mode": 4,
"out": "K0TuH_d.o",
"mod": "PDDW08DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"StNiL_d": {
"mode": 4,
"out": "StNiL_d.o",
"mod": "PDDW16DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"xqWfY_d": {
"mode": 4,
"out": "xqWfY_d.o",
"mod": "PDB3A_V_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"FDqaf_d": {
"mode": 4,
"out": "FDqaf_d.o",
"mod": "PDUW16DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"CNBi6_d": {
"mode": 4,
"out": "CNBi6_d.o",
"mod": "PVDD1A_V_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"J6VbG_d": {
"mode": 4,
"out": "J6VbG_d.o",
"mod": "PVDD2ANA_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"DA1Pu_d": {
"mode": 4,
"out": "DA1Pu_d.o",
"mod": "PCLAMP_G",
"text": 382,
"bytes": 8224,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"ZKk4u_d": {
"mode": 4,
"out": "ZKk4u_d.o",
"mod": "PRDW12DGZ_V_G",
"text": 3567,
"bytes": 15774,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"EtT2L_d": {
"mode": 4,
"out": "EtT2L_d.o",
"mod": "PRUW08DGZ_V_G",
"text": 3571,
"bytes": 15754,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"S5Dr6_d": {
"mode": 4,
"out": "S5Dr6_d.o",
"mod": "PVSS2DGZ_V_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
},
"nJgqZ_d": {
"mode": 4,
"out": "nJgqZ_d.o",
"mod": "sram_if_0000",
"text": 715,
"bytes": 9748,
"checksum": 0,
"archive": "archive.0/_32578_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.28936099999999998,
"ru_majflt": 0,
"ru_minflt": 6617,
"ru_stime_sec": 0.028303999999999999,
"ru_maxrss_kb": 60860,
"ru_nvcsw": 13
},
"cpu_cycles_end": 69836690809634130,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

802
DA4008_V1.2/sim/chip_top/csrc/cgproc.32579.json Normal file
View File

@ -0,0 +1,802 @@
{
"Modules": {
"PVSS1A_H_G": {
"end_perf": [
2.8659379482269287,
0.353825,
0.041016999999999998,
322948,
322972,
69836691039874830,
386547056641,
0
],
"Compiled Times": 1,
"start_perf": [
2.8642098903656006,
0.35214899999999999,
0.041016999999999998,
322948,
322972,
1773384885.903688,
69836691035344948
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"spi_sys_0000": {
"end_perf": [
2.7567489147186279,
0.27363599999999999,
0.023968,
322948,
322972,
69836690756034156,
674309865473,
0
],
"Compiled Times": 1,
"start_perf": [
2.6591260433197021,
0.18098400000000001,
0.018998000000000001,
322948,
322948,
1773384885.6986041,
69836690502121042
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 874,
"nQuads": 7699,
"nMops": 20053
},
"ulink_frame_receiver_0000": {
"end_perf": [
2.6590549945831299,
0.180919,
0.018991000000000001,
322948,
322948,
69836690502031792,
528280977409,
0
],
"Compiled Times": 1,
"start_perf": [
2.4598498344421387,
0.000696,
0.0,
321944,
321944,
1773384885.4993279,
69836689984539300
],
"child_modules": {
"syn_fwft_fifo": 1,
"crc32": 1
},
"Compiled": "Yes",
"nRouts": 1713,
"nQuads": 13186,
"nMops": 33983
},
"DW_pulse_sync_0000": {
"end_perf": [
2.7713229656219482,
0.28716399999999997,
0.025014000000000002,
322948,
322972,
69836690793903760,
717259538433,
0
],
"Compiled Times": 1,
"start_perf": [
2.7568130493164062,
0.27369500000000002,
0.023973000000000001,
322948,
322972,
1773384885.7962911,
69836690756109234
],
"child_modules": {
"DW_sync_0000": 1
},
"Compiled": "Yes",
"nRouts": 61,
"nQuads": 613,
"nMops": 1706
},
"PDDW08SDGZ_H_G": {
"end_perf": [
2.7909998893737793,
0.30282900000000001,
0.028076,
322948,
322972,
69836690845041522,
68719476737,
0
],
"Compiled Times": 1,
"start_perf": [
2.778256893157959,
0.29310399999999998,
0.026009000000000001,
322948,
322972,
1773384885.817735,
69836690811873020
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"crc32": {
"end_perf": [
2.7782130241394043,
0.29306300000000002,
0.026005,
322948,
322972,
69836690811800492,
523986010113,
0
],
"Compiled Times": 1,
"start_perf": [
2.7713768482208252,
0.28721400000000002,
0.025017999999999999,
322948,
322972,
1773384885.8108549,
69836690794011112
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 36,
"nQuads": 253,
"nMops": 579
},
"PDXOEDG_H_G": {
"end_perf": [
2.858867883682251,
0.34883500000000001,
0.039052000000000003,
322948,
322972,
69836691021516562,
180388626433,
0
],
"Compiled Times": 1,
"start_perf": [
2.8564579486846924,
0.34659000000000001,
0.039052000000000003,
322948,
322972,
1773384885.895936,
69836691015185970
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 11,
"nQuads": 24,
"nMops": 43
},
"PRUW08SDGZ_H_G": {
"end_perf": [
2.8504550457000732,
0.340945,
0.039052000000000003,
322948,
322972,
69836690999628670,
266287972353,
0
],
"Compiled Times": 1,
"start_perf": [
2.8449609279632568,
0.33545399999999997,
0.039052000000000003,
322948,
322972,
1773384885.884439,
69836690985295028
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW08SDGZ_H_G": {
"end_perf": [
2.8249409198760986,
0.31898300000000002,
0.036110999999999997,
322948,
322972,
69836690933323866,
137438953473,
0
],
"Compiled Times": 1,
"start_perf": [
2.8023529052734375,
0.30937500000000001,
0.031137999999999999,
322948,
322972,
1773384885.841831,
69836690874513596
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDDW16SDGZ_H_G": {
"end_perf": [
2.8023078441619873,
0.309334,
0.031133999999999998,
322948,
322972,
69836690874437954,
103079215105,
0
],
"Compiled Times": 1,
"start_perf": [
2.7910449504852295,
0.302871,
0.028080000000000001,
322948,
322972,
1773384885.830523,
69836690845110414
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRDW12SDGZ_H_G": {
"end_perf": [
2.844916820526123,
0.33541300000000002,
0.039047999999999999,
322948,
322972,
69836690985222972,
231928233985,
0
],
"Compiled Times": 1,
"start_perf": [
2.8393590450286865,
0.33181300000000002,
0.037089999999999998,
322948,
322972,
1773384885.8788371,
69836690970727902
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PRUW16SDGZ_H_G": {
"end_perf": [
2.8564150333404541,
0.34654699999999999,
0.039052000000000003,
322948,
322972,
69836691015121374,
300647710721,
0
],
"Compiled Times": 1,
"start_perf": [
2.8504979610443115,
0.34098899999999999,
0.039052000000000003,
322948,
322972,
1773384885.889976,
69836690999690184
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDUW16SDGZ_H_G": {
"end_perf": [
2.8393139839172363,
0.33177200000000001,
0.037086000000000001,
322948,
322972,
69836690970661394,
171798691841,
0
],
"Compiled Times": 1,
"start_perf": [
2.8250060081481934,
0.31904300000000002,
0.036117999999999997,
322948,
322972,
1773384885.8644841,
69836690933443770
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 24,
"nQuads": 148,
"nMops": 349
},
"PDB3AC_H_G": {
"end_perf": [
2.8608248233795166,
0.34984900000000002,
0.039981999999999997,
322948,
322972,
69836691026582332,
34359738369,
0
],
"Compiled Times": 1,
"start_perf": [
2.8589160442352295,
0.348883,
0.039052000000000003,
322948,
322972,
1773384885.8983941,
69836691021577554
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD1AC_H_G": {
"end_perf": [
2.8626279830932617,
0.35064600000000001,
0.040958000000000001,
322948,
322972,
69836691031267778,
317827579905,
0
],
"Compiled Times": 1,
"start_perf": [
2.8608648777008057,
0.349885,
0.039986000000000001,
322948,
322972,
1773384885.9003429,
69836691026643012
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVDD2DGZ_H_G": {
"end_perf": [
2.8641579151153564,
0.35210200000000003,
0.041010999999999999,
322948,
322972,
69836691035276240,
352187318273,
0
],
"Compiled Times": 1,
"start_perf": [
2.8626658916473389,
0.35067999999999999,
0.040961999999999998,
322948,
322972,
1773384885.902144,
69836691031328822
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS2A_H_G": {
"end_perf": [
2.8674559593200684,
0.35534199999999999,
0.041016999999999998,
322948,
322972,
69836691043817488,
420906795009,
0
],
"Compiled Times": 1,
"start_perf": [
2.8659758567810059,
0.35386299999999998,
0.041016999999999998,
322948,
322972,
1773384885.9054539,
69836691039936612
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"PVSS3A_H_G": {
"end_perf": [
2.8689310550689697,
0.356817,
0.041016999999999998,
322948,
322972,
69836691047652304,
455266533377,
0
],
"Compiled Times": 1,
"start_perf": [
2.8674960136413574,
0.355383,
0.041016999999999998,
322948,
322972,
1773384885.9069741,
69836691043884720
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 8,
"nQuads": 6,
"nMops": 5
},
"sram_if_0001": {
"end_perf": [
2.871412992477417,
0.35833599999999999,
0.041922000000000001,
322948,
322972,
69836691054112326,
605590388737,
0
],
"Compiled Times": 1,
"start_perf": [
2.8689689636230469,
0.35685499999999998,
0.041016999999999998,
322948,
322972,
1773384885.908447,
69836691047716206
],
"child_modules": {},
"Compiled": "Yes",
"nRouts": 13,
"nQuads": 30,
"nMops": 73
}
},
"ObjArchives": [
{
"archive": "archive.0/_32579_archive_1.a",
"objects": [
[
"P3BwM_d.o",
464092
],
[
"QT8j3_d.o",
257814
],
[
"Ss3zK_d.o",
33384
],
[
"T59nH_d.o",
16428
],
[
"QjV6F_d.o",
15776
],
[
"HiTWu_d.o",
15776
],
[
"gxqJp_d.o",
15756
],
[
"iWZrk_d.o",
15756
],
[
"fTzb4_d.o",
15776
],
[
"gwpgC_d.o",
15756
],
[
"riJVY_d.o",
15756
],
[
"IYQDs_d.o",
7950
],
[
"LsJ1x_d.o",
7194
],
[
"W9VnM_d.o",
7196
],
[
"nULrd_d.o",
7196
],
[
"aYKwj_d.o",
7194
],
[
"usz4x_d.o",
7194
],
[
"jsR1C_d.o",
7194
],
[
"z4wk8_d.o",
9748
]
],
"size": 942936
}
],
"CompUnits": {
"QT8j3_d": {
"mode": 4,
"out": "QT8j3_d.o",
"mod": "spi_sys_0000",
"text": 141157,
"bytes": 257814,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"P3BwM_d": {
"mode": 4,
"out": "P3BwM_d.o",
"mod": "ulink_frame_receiver_0000",
"text": 228025,
"bytes": 464092,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"LsJ1x_d": {
"mode": 4,
"out": "LsJ1x_d.o",
"mod": "PDB3AC_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"iWZrk_d": {
"mode": 4,
"out": "iWZrk_d.o",
"mod": "PDUW16SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"W9VnM_d": {
"mode": 4,
"out": "W9VnM_d.o",
"mod": "PVDD1AC_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"gxqJp_d": {
"mode": 4,
"out": "gxqJp_d.o",
"mod": "PDUW08SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"Ss3zK_d": {
"mode": 4,
"out": "Ss3zK_d.o",
"mod": "DW_pulse_sync_0000",
"text": 14140,
"bytes": 33384,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"T59nH_d": {
"mode": 4,
"out": "T59nH_d.o",
"mod": "crc32",
"text": 4820,
"bytes": 16428,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"gwpgC_d": {
"mode": 4,
"out": "gwpgC_d.o",
"mod": "PRUW08SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"QjV6F_d": {
"mode": 4,
"out": "QjV6F_d.o",
"mod": "PDDW08SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"HiTWu_d": {
"mode": 4,
"out": "HiTWu_d.o",
"mod": "PDDW16SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"fTzb4_d": {
"mode": 4,
"out": "fTzb4_d.o",
"mod": "PRDW12SDGZ_H_G",
"text": 3567,
"bytes": 15776,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"riJVY_d": {
"mode": 4,
"out": "riJVY_d.o",
"mod": "PRUW16SDGZ_H_G",
"text": 3571,
"bytes": 15756,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"IYQDs_d": {
"mode": 4,
"out": "IYQDs_d.o",
"mod": "PDXOEDG_H_G",
"text": 623,
"bytes": 7950,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"nULrd_d": {
"mode": 4,
"out": "nULrd_d.o",
"mod": "PVDD2DGZ_H_G",
"text": 299,
"bytes": 7196,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"aYKwj_d": {
"mode": 4,
"out": "aYKwj_d.o",
"mod": "PVSS1A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"usz4x_d": {
"mode": 4,
"out": "usz4x_d.o",
"mod": "PVSS2A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"jsR1C_d": {
"mode": 4,
"out": "jsR1C_d.o",
"mod": "PVSS3A_H_G",
"text": 299,
"bytes": 7194,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
},
"z4wk8_d": {
"mode": 4,
"out": "z4wk8_d.o",
"mod": "sram_if_0001",
"text": 715,
"bytes": 9748,
"checksum": 0,
"archive": "archive.0/_32579_archive_1.a"
}
},
"reusePaths": {},
"stat": {
"ru_self_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.35854799999999998,
"ru_majflt": 0,
"ru_minflt": 7007,
"ru_stime_sec": 0.041946999999999998,
"ru_maxrss_kb": 61596,
"ru_nvcsw": 64
},
"cpu_cycles_end": 69836691054662044,
"ru_childs_end": {
"ru_nivcsw": 0,
"ru_utime_sec": 0.0,
"ru_majflt": 0,
"ru_minflt": 0,
"ru_stime_sec": 0.0,
"ru_maxrss_kb": 0,
"ru_nvcsw": 0
},
"peak_mem_kb": 322972
}
}

BIN
DA4008_V1.2/sim/chip_top/csrc/checksum Normal file
View File

Binary file not shown.

32
DA4008_V1.2/sim/chip_top/csrc/filelist Normal file
View File

@ -0,0 +1,32 @@
AR=ar
DOTLIBS=/opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libzerosoft_rt_stubs.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvirsim.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/liberrorinf.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvfs.so /opt/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a
# This file is automatically generated by VCS. Any changes you make to it
# will be overwritten the next time VCS is run
VCS_LIBEXT=
XTRN_OBJS=
DPI_WRAPPER_OBJS =
DPI_STUB_OBJS =
# filelist.dpi will populate DPI_WRAPPER_OBJS and DPI_STUB_OBJS
include filelist.dpi
PLI_STUB_OBJS =
include filelist.pli
include filelist.hsopt
include filelist.cu
VCS_MISC_OBJS=
VCS_INCR_OBJS=
AUGDIR=
AUG_LDFLAGS=
SHARED_OBJ_SO=
VLOG_OBJS= $(VCS_OBJS) $(CU_OBJS) $(VCS_ARC0) $(XTRN_OBJS) $(DPI_WRAPPER_OBJS) $(VCS_INCR_OBJS) $(SHARED_OBJ_SO) $(HSOPT_OBJS)

89
DA4008_V1.2/sim/chip_top/csrc/filelist.cu Normal file
View File

@ -0,0 +1,89 @@
PIC_LD=ld
ARCHIVE_OBJS=
ARCHIVE_OBJS += _32553_archive_1.so
_32553_archive_1.so : archive.0/_32553_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32553_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32553_archive_1.so $@
ARCHIVE_OBJS += _32573_archive_1.so
_32573_archive_1.so : archive.0/_32573_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32573_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32573_archive_1.so $@
ARCHIVE_OBJS += _32574_archive_1.so
_32574_archive_1.so : archive.0/_32574_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32574_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32574_archive_1.so $@
ARCHIVE_OBJS += _32575_archive_1.so
_32575_archive_1.so : archive.0/_32575_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32575_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32575_archive_1.so $@
ARCHIVE_OBJS += _32576_archive_1.so
_32576_archive_1.so : archive.0/_32576_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32576_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32576_archive_1.so $@
ARCHIVE_OBJS += _32577_archive_1.so
_32577_archive_1.so : archive.0/_32577_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32577_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32577_archive_1.so $@
ARCHIVE_OBJS += _32578_archive_1.so
_32578_archive_1.so : archive.0/_32578_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32578_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32578_archive_1.so $@
ARCHIVE_OBJS += _32579_archive_1.so
_32579_archive_1.so : archive.0/_32579_archive_1.a
@$(AR) -s $<
@$(PIC_LD) -shared -Bsymbolic -o .//../simv.daidir//_32579_archive_1.so --whole-archive $< --no-whole-archive
@rm -f $@
@ln -sf .//../simv.daidir//_32579_archive_1.so $@
O0_OBJS =
$(O0_OBJS) : %.o: %.c
$(CC_CG) $(CFLAGS_O0) -c -o $@ $<
%.o: %.c
$(CC_CG) $(CFLAGS_CG) -c -o $@ $<
CU_UDP_OBJS = \
CU_LVL_OBJS = \
SIM_l.o
MAIN_OBJS = \
objs/amcQw_d.o
CU_OBJS = $(MAIN_OBJS) $(ARCHIVE_OBJS) $(CU_UDP_OBJS) $(CU_LVL_OBJS)

0
DA4008_V1.2/sim/chip_top/csrc/filelist.dpi Normal file
View File

13
DA4008_V1.2/sim/chip_top/csrc/filelist.hsopt Normal file
View File

@ -0,0 +1,13 @@
rmapats_mop.o: rmapats.m
@/opt/synopsys/vcs-mx/O-2018.09-SP2/linux64/bin/cgmop1 -tls_initexe -pic -gen_obj rmapats.m rmapats_mop.o; rm -f rmapats.m; touch rmapats.m; touch rmapats_mop.o
rmapats.o: rmapats.c
@$(CC_CG) $(CFLAGS_CG) -c -fPIC -x c -o rmapats.o rmapats.c
rmapats%.o: rmapats%.c
@$(CC_CG) $(CFLAGS_CG) -c -fPIC -x c -o $@ $<
rmar.o: rmar.c
@$(CC_CG) $(CFLAGS_CG) -c -fPIC -x c -o rmar.o rmar.c
rmar%.o: rmar%.c
@$(CC_CG) $(CFLAGS_CG) -c -fPIC -x c -o $@ $<
include filelist.hsopt.objs

1
DA4008_V1.2/sim/chip_top/csrc/filelist.hsopt.llvm2_0.objs Normal file
View File

@ -0,0 +1 @@
LLVM_OBJS += rmar_llvm_0_1.o rmar_llvm_0_0.o

7
DA4008_V1.2/sim/chip_top/csrc/filelist.hsopt.objs Normal file
View File

@ -0,0 +1,7 @@
HSOPT_OBJS +=rmapats_mop.o \
rmapats.o \
rmar.o rmar_nd.o
include filelist.hsopt.llvm2_0.objs
HSOPT_OBJS += $(LLVM_OBJS)

4
DA4008_V1.2/sim/chip_top/csrc/filelist.pli Normal file
View File

@ -0,0 +1,4 @@
PLI_STUB_OBJS += _vcs_pli_stub_.o
_vcs_pli_stub_.o: _vcs_pli_stub_.c
@$(CC) -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include -pipe -fPIC -I/opt/synopsys/vcs-mx/O-2018.09-SP2/include -fPIC -c -o _vcs_pli_stub_.o _vcs_pli_stub_.c
@strip -g _vcs_pli_stub_.o

BIN
DA4008_V1.2/sim/chip_top/csrc/hsim/hsim.sdb Normal file
View File

Binary file not shown.

0
DA4008_V1.2/sim/chip_top/csrc/import_dpic.h Normal file
View File

BIN
DA4008_V1.2/sim/chip_top/csrc/objs/amcQw_d.o Normal file
View File

Binary file not shown.

0
DA4008_V1.2/sim/chip_top/csrc/product_timestamp Normal file
View File

43
DA4008_V1.2/sim/chip_top/csrc/rmapats.c Normal file
View File

@ -0,0 +1,43 @@
// file = 0; split type = patterns; threshold = 100000; total count = 0.
#include <stdio.h>
#include <stdlib.h>
#include <strings.h>
#include "rmapats.h"
void hsG_0__0 (struct dummyq_struct * I1289, EBLK * I1283, U I685);
void hsG_0__0 (struct dummyq_struct * I1289, EBLK * I1283, U I685)
{
U I1547;
U I1548;
U I1549;
struct futq * I1550;
struct dummyq_struct * pQ = I1289;
I1547 = ((U )vcs_clocks) + I685;
I1549 = I1547 & ((1 << fHashTableSize) - 1);
I1283->I727 = (EBLK *)(-1);
I1283->I731 = I1547;
if (I1547 < (U )vcs_clocks) {
I1548 = ((U *)&vcs_clocks)[1];
sched_millenium(pQ, I1283, I1548 + 1, I1547);
}
else if ((peblkFutQ1Head != ((void *)0)) && (I685 == 1)) {
I1283->I733 = (struct eblk *)peblkFutQ1Tail;
peblkFutQ1Tail->I727 = I1283;
peblkFutQ1Tail = I1283;
}
else if ((I1550 = pQ->I1190[I1549].I745)) {
I1283->I733 = (struct eblk *)I1550->I744;
I1550->I744->I727 = (RP )I1283;
I1550->I744 = (RmaEblk *)I1283;
}
else {
sched_hsopt(pQ, I1283, I1547);
}
}
#ifdef __cplusplus
extern "C" {
#endif
void SinitHsimPats(void);
#ifdef __cplusplus
}
#endif

2986
DA4008_V1.2/sim/chip_top/csrc/rmapats.h Normal file
View File

File diff suppressed because it is too large Load Diff

0
DA4008_V1.2/sim/chip_top/csrc/rmapats.m Normal file
View File

BIN
DA4008_V1.2/sim/chip_top/csrc/rmapats.o Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/csrc/rmapats_mop.o Normal file
View File

Binary file not shown.

13
DA4008_V1.2/sim/chip_top/csrc/rmar.c Normal file
View File

@ -0,0 +1,13 @@
#include <stdio.h>
#include <stdlib.h>
#include "rmar0.h"
// stubs for Hil functions
#ifdef __cplusplus
extern "C" {
#endif
void __Hil__Static_Init_Func__(void) {}
#ifdef __cplusplus
}
#endif

18
DA4008_V1.2/sim/chip_top/csrc/rmar.h Normal file
View File

@ -0,0 +1,18 @@
#ifndef _RMAR1_H_
#define _RMAR1_H_
#ifdef __cplusplus
extern "C" {
#endif
#ifndef __DO_RMAHDR_
#include "rmar0.h"
#endif /*__DO_RMAHDR_*/
extern UP rmaFunctionRtlArray[];
#ifdef __cplusplus
}
#endif
#endif

BIN
DA4008_V1.2/sim/chip_top/csrc/rmar.o Normal file
View File

Binary file not shown.

13
DA4008_V1.2/sim/chip_top/csrc/rmar0.h Normal file
View File

@ -0,0 +1,13 @@
#ifndef _RMAR0_H_
#define _RMAR0_H_
#ifdef __cplusplus
extern "C" {
#endif
#ifdef __cplusplus
}
#endif
#endif

BIN
DA4008_V1.2/sim/chip_top/csrc/rmar_llvm_0_0.o Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/csrc/rmar_llvm_0_1.o Normal file
View File

Binary file not shown.

BIN
DA4008_V1.2/sim/chip_top/csrc/rmar_nd.o Normal file
View File

Binary file not shown.

0
DA4008_V1.2/sim/chip_top/csrc/vcspieces.incr Normal file
View File

0
DA4008_V1.2/sim/chip_top/data_RTL/try/flattop.txt Normal file
View File

0
DA4008_V1.2/sim/chip_top/data_RTL/try/sine_1g.txt Normal file
View File

2
DA4008_V1.2/sim/chip_top/data_temp.txt Normal file
View File

@ -0,0 +1,2 @@
../../data_RTL/try/sine_1g.txt

Some files were not shown because too many files have changed in this diff Show More