454 lines
24 KiB
Plaintext
454 lines
24 KiB
Plaintext
|
|
||
|
|
Design Compiler Graphical
|
||
|
|
DC Ultra (TM)
|
||
|
|
DFTMAX (TM)
|
||
|
|
Power Compiler (TM)
|
||
|
|
DesignWare (R)
|
||
|
|
DC Expert (TM)
|
||
|
|
Design Vision (TM)
|
||
|
|
HDL Compiler (TM)
|
||
|
|
VHDL Compiler (TM)
|
||
|
|
DFT Compiler
|
||
|
|
Design Compiler(R)
|
||
|
|
|
||
|
|
Version M-2016.12-SP4 for linux64 - May 20, 2017
|
||
|
|
|
||
|
|
Copyright (c) 1988 - 2017 Synopsys, Inc.
|
||
|
|
This software and the associated documentation are proprietary to Synopsys,
|
||
|
|
Inc. This software may only be used in accordance with the terms and conditions
|
||
|
|
of a written license agreement with Synopsys, Inc. All other use, reproduction,
|
||
|
|
or distribution of this software is strictly prohibited.
|
||
|
|
Initializing...
|
||
|
|
Initializing gui preferences from file /home/pengwy/.synopsys_dv_prefs.tcl
|
||
|
|
## ------------------------------------------------------------------------------------------
|
||
|
|
##
|
||
|
|
## Copyright (c) 2018 ChipMotion, Inc.
|
||
|
|
## All rights reserved.
|
||
|
|
##
|
||
|
|
## ------------------------------------------------------------------------------------------
|
||
|
|
## Filename : run_dc.tcl
|
||
|
|
## Department :
|
||
|
|
## Author :
|
||
|
|
## Keywords :
|
||
|
|
## Description :
|
||
|
|
##
|
||
|
|
## RELEASE HISTORY
|
||
|
|
## VERSION DATE AUTHOR DESCRIPTION
|
||
|
|
## v0_01 20200317 Alfred.Zhou Initialized for Jonaki project
|
||
|
|
##
|
||
|
|
## ------------------------------------------------------------------------------------------
|
||
|
|
set hostname [sh hostname]
|
||
|
|
qhfhlx001
|
||
|
|
set starttime [clock seconds]
|
||
|
|
1602139183
|
||
|
|
echo "INFORM: Job excuted on $hostname"
|
||
|
|
INFORM: Job excuted on qhfhlx001
|
||
|
|
echo "INFORM: Start job at: " [clock format $starttime -gmt false]
|
||
|
|
INFORM: Start job at: Thu Oct 08 14:39:43 CST 2020
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Pre Setup
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
set svars(top_design) "qkd_soc_top"
|
||
|
|
qkd_soc_top
|
||
|
|
set svars(upf) "false"
|
||
|
|
false
|
||
|
|
set svars(scan) "false"
|
||
|
|
false
|
||
|
|
source $svars(dir,scripts)/setup.utility.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
source -e -v $svars(dir,scripts)/setup.dir.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
source -e -v $svars(dir,scripts)/setup.dc.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
source -e -v $svars(dir,scripts)/setup.lib.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
set_svf $svars(dir,outputs)/$svars(top_design).syn.svf
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
define_design_lib work -path $svars(rtl,path,work)
|
||
|
|
Error: can't read "svars(rtl,path,work)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Create MW Library for DCT/DCG FLOW
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
if {[shell_is_in_topographical_mode]} {
|
||
|
|
source -e -v $svars(dir,scripts)/dct_config.tcl
|
||
|
|
source -e -v $svars(dir,scripts)/setup.physical.tcl
|
||
|
|
}
|
||
|
|
################################################################################################
|
||
|
|
##
|
||
|
|
## Read and Elaborate Design
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
source -e -v $svars(dir,scripts)/read_filelist.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#20190916: follow dc_ref settings
|
||
|
|
set_app_var dc_allow_rtl_pg true
|
||
|
|
true
|
||
|
|
analyze -lib work -format sverilog $rtl_files
|
||
|
|
Error: can't read "rtl_files": no such variable
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
elaborate $svars(top_design)
|
||
|
|
Loading db file '/home/edauser/EDA_Tools/Synopsys/syn/M-2016.12-SP4/libraries/syn/gtech.db'
|
||
|
|
Loading db file '/home/edauser/EDA_Tools/Synopsys/syn/M-2016.12-SP4/libraries/syn/standard.sldb'
|
||
|
|
Loading link library 'gtech'
|
||
|
|
Error: Cannot find the design 'qkd_soc_top' in the library 'WORK'. (LBR-0)
|
||
|
|
0
|
||
|
|
current_design $svars(top_design)
|
||
|
|
Error: Can't find design 'qkd_soc_top'. (UID-109)
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
if {$svars(upf) == "true"} {
|
||
|
|
# Load UPF
|
||
|
|
load_upf $svars(dir,inputs)/powerspec/design.upf > $svars(dir,logs)/load_upf.log
|
||
|
|
source -e -v $svars(dir,scripts)/power_constraints.tcl
|
||
|
|
}
|
||
|
|
current_design $svars(top_design)
|
||
|
|
Error: Can't find design 'qkd_soc_top'. (UID-109)
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
link
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
0
|
||
|
|
check_design > $svars(dir,reports)/pre_check_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_mv_design -verbose > $svars(dir,reports)/pre_check_mv_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f ddc -hier -output $svars(dir,outputs)/$svars(top_design).elab.ddc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f verilog -hier -output $svars(dir,outputs)/$svars(top_design).elab.v
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Optimization Constraints
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
source -e -v $svars(dir,inputs)/design.sdc > $svars(dir,logs)/read_syn_sdc.log
|
||
|
|
Error: can't read "svars(dir,inputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#source -e -v $svars(dir,scripts)/mbist.tcl > $svars(dir,logs)/read_sdc_mbist.log
|
||
|
|
source -e -v $svars(dir,scripts)/opt_setup.tcl > $svars(dir,logs)/read_opt_setup.log
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#source -e -v $svars(dir,scripts)/group_path.tcl > $svars(dir,logs)/read_group_path.log
|
||
|
|
#20190916: follow dc_ref settings
|
||
|
|
source -e -v $svars(dir,scripts)/setup.addition.tcl > $svars(dir,logs)/read_addition_setup.log
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
if {[shell_is_in_topographical_mode]} {
|
||
|
|
extract_physical_constraints -exact -no_incremental -verbose > $svars(dir,logs)/read_def.log
|
||
|
|
} else {
|
||
|
|
# set_wire_load_model -name Zero
|
||
|
|
# set_wire_load_mode top
|
||
|
|
# set auto_wire_load_selection false
|
||
|
|
set auto_wire_load_selection true
|
||
|
|
}
|
||
|
|
true
|
||
|
|
# Uniquify the design
|
||
|
|
#20190916: follow dc_ref settings
|
||
|
|
set uniquify_naming_style $svars(top_design)_%s_%d
|
||
|
|
qkd_soc_top_%s_%d
|
||
|
|
#20190916: follow dc_ref settings
|
||
|
|
uniquify -force
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
0
|
||
|
|
propagate_constraints
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
0
|
||
|
|
#define_name_rules verilog -target_bus_naming_style {%s_%d} # -remove_port_bus
|
||
|
|
#20190916: follow dc_ref settings
|
||
|
|
#change_names -rules verilog -hierarchy -log_changes $svars(dir,logs)/change_names.log
|
||
|
|
source $svars(dir,scripts)/change_name.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f ddc -hier -output $svars(dir,outputs)/$svars(top_design).change.ddc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f verilog -hier -output $svars(dir,outputs)/$svars(top_design).change.v
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write_sdc $svars(dir,outputs)/$svars(top_design).change.sdc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Compile Design: 1st compile_ultra
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
puts ""
|
||
|
|
|
||
|
|
puts "--------------------------------------"
|
||
|
|
--------------------------------------
|
||
|
|
puts " Initial Compile "
|
||
|
|
Initial Compile
|
||
|
|
puts "**************************************"
|
||
|
|
**************************************
|
||
|
|
puts ""
|
||
|
|
|
||
|
|
if {[shell_is_in_topographical_mode]} {
|
||
|
|
compile_ultra -scan -no_autoungroup -spg -no_seq_output_inversion -gate_clock
|
||
|
|
} else {
|
||
|
|
compile_ultra -no_autoungroup -no_seq_output_inversion -gate_clock
|
||
|
|
# compile_ultra -scan -no_autoungroup -no_seq_output_inversion -gate_clock
|
||
|
|
# compile_ultra -scan -no_autoungroup -no_seq_output_inversion
|
||
|
|
puts " **********************"
|
||
|
|
puts " Saving debug database."
|
||
|
|
puts ""
|
||
|
|
}
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
**********************
|
||
|
|
Saving debug database.
|
||
|
|
|
||
|
|
write -f ddc -hier -output $svars(dir,outputs)/$svars(top_design).cmpl.ddc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f verilog -hier -output $svars(dir,outputs)/$svars(top_design).cmpl.v
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write_sdc $svars(dir,outputs)/$svars(top_design).cmpl.sdc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_constraint -all_violators > $svars(dir,reports)/debug.all_vios.summary.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#report_constraint -all_violators -verbose > $svars(dir,reports)/debug.all_vios.rpt
|
||
|
|
check_design > $svars(dir,reports)/debug.check_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_mv_design -verbose > $svars(dir,reports)/debug.check_mv_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#
|
||
|
|
# 20190510, when check_timing, dc_shell(syn_vL-2016.03-SP5-7) has encountered a fatal error
|
||
|
|
#
|
||
|
|
check_timing > $svars(dir,reports)/debug.check_timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_timing -multiple_clock > $svars(dir,reports)/debug.check_timing.multiple_clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_qor > $svars(dir,reports)/debug.qor.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock > $svars(dir,reports)/debug.clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_gating > $svars(dir,reports)/debug.clock_gating.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_tree -interclock_timing -summary > $svars(dir,reports)/debug.clock_tree.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing -nets -capacitance -transition_time -max_path 10 > $svars(dir,reports)/debug.timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing_requirements > $svars(dir,reports)/debug.check_timing_requirements.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
if {$svars(upf) == "true"} {
|
||
|
|
report_power_domain [get_power_domains * -hierarchical ] > $svars(dir,reports)/debug.power.rpt
|
||
|
|
report_isolation_cell -domain [get_power_domains * -hierarchical ] >> $svars(dir,reports)/debug.power.rpt
|
||
|
|
report_pst >> $svars(dir,reports)/debug.power.rpt
|
||
|
|
}
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Optimization Design: 2nd compile_ultra
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
puts ""
|
||
|
|
|
||
|
|
puts "--------------------------------------------------"
|
||
|
|
--------------------------------------------------
|
||
|
|
puts " Initial Incremental Compile "
|
||
|
|
Initial Incremental Compile
|
||
|
|
puts "**************************************************"
|
||
|
|
**************************************************
|
||
|
|
puts ""
|
||
|
|
|
||
|
|
if {[shell_is_in_topographical_mode]} {
|
||
|
|
compile_ultra -scan -no_autoungroup -spg -incr -no_seq_output_inversion -gate_clock
|
||
|
|
set_icc_dp_options -work_dir $work_dir -icc_executable $icc_execute_dir
|
||
|
|
} else {
|
||
|
|
# compile_ultra -scan -no_autoungroup -incr -no_seq_output_inversion -gate_clock
|
||
|
|
compile_ultra -no_autoungroup -incr -no_seq_output_inversion -gate_clock
|
||
|
|
# compile_ultra -scan -no_autoungroup -incr -no_seq_output_inversion
|
||
|
|
}
|
||
|
|
Error: Current design is not defined. (UID-4)
|
||
|
|
0
|
||
|
|
report_constraint -all_violators > $svars(dir,reports)/debugIncr.all_vios.summary.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#report_constraint -all_violators -verbose > $svars(dir,reports)/debugIncr.all_vios.rpt
|
||
|
|
check_design > $svars(dir,reports)/debugIncr.check_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_mv_design -verbose > $svars(dir,reports)/debugIncr.check_mv_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_timing > $svars(dir,reports)/debugIncr.check_timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_timing -multiple_clock > $svars(dir,reports)/debugIncr.check_timing.multiple_clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_qor > $svars(dir,reports)/debugIncr.qor.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock > $svars(dir,reports)/debugIncr.clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_gating > $svars(dir,reports)/debugIncr.clock_gating.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_tree -interclock_timing -summary > $svars(dir,reports)/debugIncr.clock_tree.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing -nets -capacitance -transition_time -max_path 10 > $svars(dir,reports)/debugIncr.timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing_requirements > $svars(dir,reports)/debugIncr.check_timing_requirements.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
if {$svars(upf) == "true"} {
|
||
|
|
report_power_domain [get_power_domains * -hierarchical ] > $svars(dir,reports)/debugIncr.power.rpt
|
||
|
|
report_isolation_cell -domain [get_power_domains * -hierarchical ] >> $svars(dir,reports)/debugIncr.power.rpt
|
||
|
|
report_pst >> $svars(dir,reports)/debugIncr.power.rpt
|
||
|
|
}
|
||
|
|
write -f ddc -hier -output $svars(dir,outputs)/$svars(top_design).cmplIncr.ddc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f verilog -hier -output $svars(dir,outputs)/$svars(top_design).cmplIncr.v
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write_sdc $svars(dir,outputs)/$svars(top_design).cmplIncr.sdc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
save_upf $svars(dir,outputs)/$svars(top_design).cmplIncr.upf
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## DFT
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
#if {$svars(scan) == "true"} {
|
||
|
|
# source -e -v $svars(dir,scripts)/setup.dft.tcl
|
||
|
|
# source -e -v $svars(dir,scripts)/insert_dft.tcl
|
||
|
|
#} else {
|
||
|
|
# set uniquify_naming_style $svars(top_design)_%s_%d
|
||
|
|
# uniquify -force
|
||
|
|
# change_names -rules verilog -hierarchy -log_changes $svars(dir,logs)/change_names_syn.log
|
||
|
|
#
|
||
|
|
#}
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Export Design Data, Generate Final Reports
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
report_constraint -all_violators > $svars(dir,reports)/syn_final.all_vios.summary.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
#report_constraint -all_violators -verbose > $svars(dir,reports)/syn_final.all_vios.rpt
|
||
|
|
check_design > $svars(dir,reports)/syn_final.check_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_mv_design -verbose > $svars(dir,reports)/syn_final.check_mv_design.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_timing > $svars(dir,reports)/syn_final.check_timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
check_timing -multiple_clock > $svars(dir,reports)/syn_final.check_timing.multiple_clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_qor > $svars(dir,reports)/syn_final.qor.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock > $svars(dir,reports)/syn_final.clock.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_gating > $svars(dir,reports)/syn_final.clock_gating.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_clock_tree -interclock_timing -summary > $svars(dir,reports)/syn_final.clock_tree.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing -nets -capacitance -transition_time -max_path 10 > $svars(dir,reports)/syn_final.timing.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_timing_requirements > $svars(dir,reports)/syn_final.check_timing_requirements.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
report_size_only -nosplit > $svars(dir,reports)/syn_final.syn_size_only.rpt
|
||
|
|
Error: can't read "svars(dir,reports)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
if {$svars(upf) == "true"} {
|
||
|
|
report_power_domain [get_power_domains * -hierarchical ] > $svars(dir,reports)/syn_final.power.rpt
|
||
|
|
report_isolation_cell -domain [get_power_domains * -hierarchical ] >> $svars(dir,reports)/syn_final.power.rpt
|
||
|
|
report_pst >> $svars(dir,reports)/syn_final.power.rpt
|
||
|
|
}
|
||
|
|
source $svars(dir,scripts)/change_name.tcl
|
||
|
|
Error: can't read "svars(dir,scripts)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f ddc -hier -output $svars(dir,outputs)/$svars(top_design).syn.ddc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write -f verilog -hier -output $svars(dir,outputs)/$svars(top_design).syn.v
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
write_sdc $svars(dir,outputs)/$svars(top_design).syn.sdc
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
save_upf $svars(dir,outputs)/$svars(top_design).syn.upf
|
||
|
|
Error: can't read "svars(dir,outputs)": no such element in array
|
||
|
|
Use error_info for more info. (CMD-013)
|
||
|
|
set_svf -off
|
||
|
|
1
|
||
|
|
#################################################################################################
|
||
|
|
##
|
||
|
|
## Summary
|
||
|
|
##
|
||
|
|
#################################################################################################
|
||
|
|
set endtime [clock seconds]
|
||
|
|
1602139183
|
||
|
|
echo "INFORM: End job at: " [clock format $endtime -gmt false]
|
||
|
|
INFORM: End job at: Thu Oct 08 14:39:43 CST 2020
|
||
|
|
set hostname [sh hostname]
|
||
|
|
qhfhlx001
|
||
|
|
set pwd [pwd]
|
||
|
|
/home/pengwy/work/qkd_soc_integrated_v3/syn_xinrong/scripts
|
||
|
|
set runtime "[format %02d [expr ($endtime - $starttime)/3600]]:[format %02d [expr (($endtime - $starttime)%3600)/60]]:[format %02d [expr ((($endtime - $starttime))%3600)%60]]"
|
||
|
|
00:00:00
|
||
|
|
echo [format "%-15s %-2s %-70s" "" "" ""]
|
||
|
|
|
||
|
|
echo " ------------------------------------------------------------------------------------------"
|
||
|
|
------------------------------------------------------------------------------------------
|
||
|
|
echo [format "%-15s %-2s %-70s" " | Host" "|" "$hostname"]
|
||
|
|
| Host | qhfhlx001
|
||
|
|
echo [format "%-15s %-2s %-70s" " | Working Dir" "|" "$pwd"]
|
||
|
|
| Working Dir | /home/pengwy/work/qkd_soc_integrated_v3/syn_xinrong/scripts
|
||
|
|
echo [format "%-15s %-2s %-70s" " | runtime" "|" "$runtime"]
|
||
|
|
| runtime | 00:00:00
|
||
|
|
alias rf report_timing -from
|
||
|
|
alias rt report_timing -to
|
||
|
|
#exit
|
||
|
|
dc_shell> ..
|
||
|
|
Error: unknown command '..' (CMD-005)
|
||
|
|
dc_shell>
|
||
|
|
Memory usage for main task 60 Mbytes.
|
||
|
|
Memory usage for this session 60 Mbytes.
|
||
|
|
CPU usage for this session 2 seconds ( 0.00 hours ).
|
||
|
|
|
||
|
|
Thank you...
|