15 lines
164 B
Systemverilog
15 lines
164 B
Systemverilog
|
|
||
|
|
|
||
|
|
interface spi_if(input bit clk,input bit rstn);
|
||
|
|
|
||
|
|
logic sclk ;
|
||
|
|
logic csn ;
|
||
|
|
logic mosi ;
|
||
|
|
logic miso ;
|
||
|
|
logic[4 : 0] cfgid ;
|
||
|
|
|
||
|
|
endinterface
|
||
|
|
|
||
|
|
|
||
|
|
|