556 lines
16 KiB
JSON
556 lines
16 KiB
JSON
|
{
|
||
|
|
"cpu_cycles_pass2_start": 69866749842684236,
|
||
|
|
"cycles_program_begin": 69866748415532774,
|
||
|
|
"MlibObjs": {},
|
||
|
|
"CompileProcesses": [
|
||
|
|
"cgproc.117681.json",
|
||
|
|
"cgproc.117699.json",
|
||
|
|
"cgproc.117700.json"
|
||
|
|
],
|
||
|
|
"NameTable": {
|
||
|
|
"sirv_gnrl_dffr_0004": [
|
||
|
|
"sirv_gnrl_dffr_0004",
|
||
|
|
"dAYpP",
|
||
|
|
"module",
|
||
|
|
18
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0002": [
|
||
|
|
"sirv_gnrl_dfflr_0002",
|
||
|
|
"D5nSS",
|
||
|
|
"module",
|
||
|
|
5
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0002": [
|
||
|
|
"sirv_gnrl_dffr_0002",
|
||
|
|
"qCch4",
|
||
|
|
"module",
|
||
|
|
16
|
||
|
|
],
|
||
|
|
"std": [
|
||
|
|
"std",
|
||
|
|
"reYIK",
|
||
|
|
"module",
|
||
|
|
1
|
||
|
|
],
|
||
|
|
"TB": [
|
||
|
|
"TB",
|
||
|
|
"sH4Fc",
|
||
|
|
"module",
|
||
|
|
28
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0005": [
|
||
|
|
"sirv_gnrl_dfflr_0005",
|
||
|
|
"N9yP9",
|
||
|
|
"module",
|
||
|
|
8
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffl": [
|
||
|
|
"sirv_gnrl_dffl",
|
||
|
|
"BM4bj",
|
||
|
|
"module",
|
||
|
|
12
|
||
|
|
],
|
||
|
|
"...MASTER...": [
|
||
|
|
"SIM",
|
||
|
|
"amcQw",
|
||
|
|
"module",
|
||
|
|
29
|
||
|
|
],
|
||
|
|
"sirv_gnrl_edffr_0000": [
|
||
|
|
"sirv_gnrl_edffr_0000",
|
||
|
|
"pyfvI",
|
||
|
|
"module",
|
||
|
|
23
|
||
|
|
],
|
||
|
|
"sirv_gnrl_ltch": [
|
||
|
|
"sirv_gnrl_ltch",
|
||
|
|
"UTi0b",
|
||
|
|
"module",
|
||
|
|
22
|
||
|
|
],
|
||
|
|
"sirv_gnrl_xchecker": [
|
||
|
|
"sirv_gnrl_xchecker",
|
||
|
|
"CjC7H",
|
||
|
|
"module",
|
||
|
|
2
|
||
|
|
],
|
||
|
|
"sirv_gnrl_edffr_0001": [
|
||
|
|
"sirv_gnrl_edffr_0001",
|
||
|
|
"dHTCN",
|
||
|
|
"module",
|
||
|
|
24
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0005": [
|
||
|
|
"sirv_gnrl_dffr_0005",
|
||
|
|
"sF7c0",
|
||
|
|
"module",
|
||
|
|
19
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0004": [
|
||
|
|
"sirv_gnrl_dfflr_0004",
|
||
|
|
"ty6HF",
|
||
|
|
"module",
|
||
|
|
7
|
||
|
|
],
|
||
|
|
"ulink_descrambler_32": [
|
||
|
|
"ulink_descrambler_32",
|
||
|
|
"yuek5",
|
||
|
|
"module",
|
||
|
|
26
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflrs": [
|
||
|
|
"sirv_gnrl_dfflrs",
|
||
|
|
"ZJgwY",
|
||
|
|
"module",
|
||
|
|
3
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0001": [
|
||
|
|
"sirv_gnrl_dfflr_0001",
|
||
|
|
"c06YI",
|
||
|
|
"module",
|
||
|
|
4
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0000": [
|
||
|
|
"sirv_gnrl_dffr_0000",
|
||
|
|
"GAFTT",
|
||
|
|
"module",
|
||
|
|
15
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0003": [
|
||
|
|
"sirv_gnrl_dfflr_0003",
|
||
|
|
"iiu4n",
|
||
|
|
"module",
|
||
|
|
6
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0006": [
|
||
|
|
"sirv_gnrl_dfflr_0006",
|
||
|
|
"P2v7r",
|
||
|
|
"module",
|
||
|
|
9
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffrs": [
|
||
|
|
"sirv_gnrl_dffrs",
|
||
|
|
"QHiet",
|
||
|
|
"module",
|
||
|
|
13
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflrd": [
|
||
|
|
"sirv_gnrl_dfflrd",
|
||
|
|
"Uye5v",
|
||
|
|
"module",
|
||
|
|
11
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dfflr_0007": [
|
||
|
|
"sirv_gnrl_dfflr_0007",
|
||
|
|
"GKZvJ",
|
||
|
|
"module",
|
||
|
|
10
|
||
|
|
],
|
||
|
|
"syn_fwft_fifo": [
|
||
|
|
"syn_fwft_fifo",
|
||
|
|
"gzftm",
|
||
|
|
"module",
|
||
|
|
25
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr": [
|
||
|
|
"sirv_gnrl_dffr",
|
||
|
|
"Wnd0S",
|
||
|
|
"module",
|
||
|
|
14
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0003": [
|
||
|
|
"sirv_gnrl_dffr_0003",
|
||
|
|
"QH5mS",
|
||
|
|
"module",
|
||
|
|
17
|
||
|
|
],
|
||
|
|
"crc32": [
|
||
|
|
"crc32",
|
||
|
|
"T59nH",
|
||
|
|
"module",
|
||
|
|
27
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0006": [
|
||
|
|
"sirv_gnrl_dffr_0006",
|
||
|
|
"MhyM4",
|
||
|
|
"module",
|
||
|
|
20
|
||
|
|
],
|
||
|
|
"sirv_gnrl_dffr_0007": [
|
||
|
|
"sirv_gnrl_dffr_0007",
|
||
|
|
"nMT3S",
|
||
|
|
"module",
|
||
|
|
21
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"perf": [
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"main",
|
||
|
|
"entry",
|
||
|
|
0.023658037185668945,
|
||
|
|
0.038018000000000003,
|
||
|
|
0.032015000000000002,
|
||
|
|
219324,
|
||
|
|
219324,
|
||
|
|
0.0,
|
||
|
|
0.0,
|
||
|
|
1773396446.383199,
|
||
|
|
69866748415771940
|
||
|
|
],
|
||
|
|
"sub": [
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doParsingAndDesignResolution",
|
||
|
|
"entry",
|
||
|
|
0.15842413902282715,
|
||
|
|
0.044298999999999998,
|
||
|
|
0.045305999999999999,
|
||
|
|
279472,
|
||
|
|
280272,
|
||
|
|
0.0,
|
||
|
|
0.0,
|
||
|
|
1773396446.5179651,
|
||
|
|
69866748766135230
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doParsingAndDesignResolution",
|
||
|
|
"exit",
|
||
|
|
0.18488907814025879,
|
||
|
|
0.066614000000000007,
|
||
|
|
0.049456,
|
||
|
|
281104,
|
||
|
|
281752,
|
||
|
|
0.0,
|
||
|
|
0.0,
|
||
|
|
1773396446.54443,
|
||
|
|
69866748834940486
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doPostDesignResolutionToVir2Vcs",
|
||
|
|
"entry",
|
||
|
|
0.19601011276245117,
|
||
|
|
0.067882999999999999,
|
||
|
|
0.049646000000000003,
|
||
|
|
281272,
|
||
|
|
281752,
|
||
|
|
0.002147,
|
||
|
|
0.0075160000000000001,
|
||
|
|
1773396446.5555511,
|
||
|
|
69866748863868636
|
||
|
|
],
|
||
|
|
"sub": [
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doUptoVir2VcsNoSepCleanup",
|
||
|
|
"entry",
|
||
|
|
0.21531105041503906,
|
||
|
|
0.087165999999999993,
|
||
|
|
0.049664,
|
||
|
|
286368,
|
||
|
|
286372,
|
||
|
|
0.002147,
|
||
|
|
0.0075160000000000001,
|
||
|
|
1773396446.574852,
|
||
|
|
69866748914066810
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doUptoVir2VcsNoSepCleanup",
|
||
|
|
"exit",
|
||
|
|
0.49645495414733887,
|
||
|
|
0.27999299999999999,
|
||
|
|
0.075537000000000007,
|
||
|
|
300044,
|
||
|
|
300056,
|
||
|
|
0.010426,
|
||
|
|
0.060422999999999998,
|
||
|
|
1773396446.8559959,
|
||
|
|
69866749645047118
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doRadify_vir2vcsAll",
|
||
|
|
"entry",
|
||
|
|
0.49655294418334961,
|
||
|
|
0.28006999999999999,
|
||
|
|
0.075558,
|
||
|
|
300044,
|
||
|
|
300056,
|
||
|
|
0.010426,
|
||
|
|
0.060422999999999998,
|
||
|
|
1773396446.8560939,
|
||
|
|
69866749645240990
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doRadify_vir2vcsAll",
|
||
|
|
"exit",
|
||
|
|
0.51169896125793457,
|
||
|
|
0.29117900000000002,
|
||
|
|
0.079594999999999999,
|
||
|
|
300044,
|
||
|
|
300056,
|
||
|
|
0.010426,
|
||
|
|
0.060422999999999998,
|
||
|
|
1773396446.8712399,
|
||
|
|
69866749684650114
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
}
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doPostDesignResolutionToVir2Vcs",
|
||
|
|
"exit",
|
||
|
|
0.51173901557922363,
|
||
|
|
0.291211,
|
||
|
|
0.079603999999999994,
|
||
|
|
300044,
|
||
|
|
300056,
|
||
|
|
0.010426,
|
||
|
|
0.060422999999999998,
|
||
|
|
1773396446.87128,
|
||
|
|
69866749684700888
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doGAToPass2",
|
||
|
|
"entry",
|
||
|
|
0.51175713539123535,
|
||
|
|
0.29122500000000001,
|
||
|
|
0.079607999999999998,
|
||
|
|
300044,
|
||
|
|
300056,
|
||
|
|
0.010426,
|
||
|
|
0.060422999999999998,
|
||
|
|
1773396446.8712981,
|
||
|
|
69866749684740362
|
||
|
|
],
|
||
|
|
"sub": [
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"DoPass2",
|
||
|
|
"entry",
|
||
|
|
0.57240009307861328,
|
||
|
|
0.29496299999999998,
|
||
|
|
0.082548999999999997,
|
||
|
|
298488,
|
||
|
|
300056,
|
||
|
|
0.029249000000000001,
|
||
|
|
0.097144999999999995,
|
||
|
|
1773396446.931941,
|
||
|
|
69866749842643780
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"DoPass2",
|
||
|
|
"exit",
|
||
|
|
0.8236701488494873,
|
||
|
|
0.41439900000000002,
|
||
|
|
0.119266,
|
||
|
|
300460,
|
||
|
|
300492,
|
||
|
|
0.25763599999999998,
|
||
|
|
0.144011,
|
||
|
|
1773396447.1832111,
|
||
|
|
69866750495771950
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
}
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"doGAToPass2",
|
||
|
|
"exit",
|
||
|
|
0.82722902297973633,
|
||
|
|
0.41784100000000002,
|
||
|
|
0.119383,
|
||
|
|
300460,
|
||
|
|
300492,
|
||
|
|
0.25763599999999998,
|
||
|
|
0.144011,
|
||
|
|
1773396447.18677,
|
||
|
|
69866750505016188
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
}
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"stat": [
|
||
|
|
"main",
|
||
|
|
"exit",
|
||
|
|
0.82792901992797852,
|
||
|
|
0.41852200000000001,
|
||
|
|
0.119403,
|
||
|
|
300452,
|
||
|
|
300492,
|
||
|
|
0.25763599999999998,
|
||
|
|
0.144011,
|
||
|
|
1773396447.18747,
|
||
|
|
69866750506806932
|
||
|
|
],
|
||
|
|
"sub": []
|
||
|
|
}
|
||
|
|
],
|
||
|
|
"PrevCompiledModules": {},
|
||
|
|
"CompileStatus": "Successful",
|
||
|
|
"CompileStrategy": "fullobj",
|
||
|
|
"stat": {
|
||
|
|
"ru_self_cgstart": {
|
||
|
|
"ru_utime_sec": 0.295101,
|
||
|
|
"ru_stime_sec": 0.082587999999999995,
|
||
|
|
"ru_nivcsw": 3,
|
||
|
|
"ru_maxrss_kb": 83796,
|
||
|
|
"ru_minflt": 33953,
|
||
|
|
"ru_majflt": 0,
|
||
|
|
"ru_nvcsw": 57
|
||
|
|
},
|
||
|
|
"ru_childs_end": {
|
||
|
|
"ru_utime_sec": 0.25763599999999998,
|
||
|
|
"ru_stime_sec": 0.144011,
|
||
|
|
"ru_nivcsw": 26,
|
||
|
|
"ru_maxrss_kb": 46976,
|
||
|
|
"ru_minflt": 24939,
|
||
|
|
"ru_majflt": 0,
|
||
|
|
"ru_nvcsw": 73
|
||
|
|
},
|
||
|
|
"totalObjSize": 475176,
|
||
|
|
"nQuads": 3460,
|
||
|
|
"mopSpeed": 20473.237579360801,
|
||
|
|
"ru_childs_cgstart": {
|
||
|
|
"ru_utime_sec": 0.029249000000000001,
|
||
|
|
"ru_stime_sec": 0.097144999999999995,
|
||
|
|
"ru_nivcsw": 26,
|
||
|
|
"ru_maxrss_kb": 25876,
|
||
|
|
"ru_minflt": 11827,
|
||
|
|
"ru_majflt": 0,
|
||
|
|
"ru_nvcsw": 27
|
||
|
|
},
|
||
|
|
"cpu_cycles_cgstart": 69866749842895848,
|
||
|
|
"outputSizePerQuad": 137.33410404624277,
|
||
|
|
"nMops": 7204,
|
||
|
|
"ru_self_end": {
|
||
|
|
"ru_utime_sec": 0.41858800000000002,
|
||
|
|
"ru_stime_sec": 0.119403,
|
||
|
|
"ru_nivcsw": 5,
|
||
|
|
"ru_maxrss_kb": 93340,
|
||
|
|
"ru_minflt": 39270,
|
||
|
|
"ru_majflt": 0,
|
||
|
|
"ru_nvcsw": 81
|
||
|
|
},
|
||
|
|
"realTime": 0.82802009582519531,
|
||
|
|
"cpu_cycles_end": 69866750506945162,
|
||
|
|
"cpu_cycles_total": 2091412388,
|
||
|
|
"quadSpeed": 9833.0652449456356,
|
||
|
|
"mop/quad": 2.0820809248554912,
|
||
|
|
"peak_mem_kb": 300492,
|
||
|
|
"Frontend(%)": 47.964875544198378,
|
||
|
|
"CodeGen(%)": 52.035124455801615
|
||
|
|
},
|
||
|
|
"SIMBData": {
|
||
|
|
"out": "amcQwB.o",
|
||
|
|
"archive": "archive.0/_117681_archive_1.a",
|
||
|
|
"bytes": 133212,
|
||
|
|
"text": 0
|
||
|
|
},
|
||
|
|
"CurCompileUdps": {},
|
||
|
|
"incremental": "on",
|
||
|
|
"CurCompileModules": [
|
||
|
|
"...MASTER...",
|
||
|
|
"...MASTER...",
|
||
|
|
"std",
|
||
|
|
"std",
|
||
|
|
"ulink_descrambler_32",
|
||
|
|
"ulink_descrambler_32",
|
||
|
|
"crc32",
|
||
|
|
"crc32",
|
||
|
|
"sirv_gnrl_xchecker",
|
||
|
|
"sirv_gnrl_xchecker",
|
||
|
|
"sirv_gnrl_dfflrs",
|
||
|
|
"sirv_gnrl_dfflrs",
|
||
|
|
"sirv_gnrl_dfflr_0001",
|
||
|
|
"sirv_gnrl_dfflr_0001",
|
||
|
|
"sirv_gnrl_dfflr_0002",
|
||
|
|
"sirv_gnrl_dfflr_0002",
|
||
|
|
"sirv_gnrl_dfflr_0003",
|
||
|
|
"sirv_gnrl_dfflr_0003",
|
||
|
|
"sirv_gnrl_dfflr_0004",
|
||
|
|
"sirv_gnrl_dfflr_0004",
|
||
|
|
"sirv_gnrl_dfflr_0005",
|
||
|
|
"sirv_gnrl_dfflr_0005",
|
||
|
|
"sirv_gnrl_dfflr_0006",
|
||
|
|
"sirv_gnrl_dfflr_0006",
|
||
|
|
"sirv_gnrl_dfflr_0007",
|
||
|
|
"sirv_gnrl_dfflr_0007",
|
||
|
|
"sirv_gnrl_dfflrd",
|
||
|
|
"sirv_gnrl_dfflrd",
|
||
|
|
"sirv_gnrl_edffr_0000",
|
||
|
|
"sirv_gnrl_edffr_0000",
|
||
|
|
"sirv_gnrl_edffr_0001",
|
||
|
|
"sirv_gnrl_edffr_0001",
|
||
|
|
"sirv_gnrl_dffrs",
|
||
|
|
"sirv_gnrl_dffrs",
|
||
|
|
"sirv_gnrl_dffr",
|
||
|
|
"sirv_gnrl_dffr",
|
||
|
|
"sirv_gnrl_dffr_0000",
|
||
|
|
"sirv_gnrl_dffr_0000",
|
||
|
|
"sirv_gnrl_dffr_0002",
|
||
|
|
"sirv_gnrl_dffr_0002",
|
||
|
|
"sirv_gnrl_dffr_0003",
|
||
|
|
"sirv_gnrl_dffr_0003",
|
||
|
|
"sirv_gnrl_dffr_0004",
|
||
|
|
"sirv_gnrl_dffr_0004",
|
||
|
|
"sirv_gnrl_dffr_0005",
|
||
|
|
"sirv_gnrl_dffr_0005",
|
||
|
|
"sirv_gnrl_dffr_0006",
|
||
|
|
"sirv_gnrl_dffr_0006",
|
||
|
|
"sirv_gnrl_dffr_0007",
|
||
|
|
"sirv_gnrl_dffr_0007",
|
||
|
|
"sirv_gnrl_dffl",
|
||
|
|
"sirv_gnrl_dffl",
|
||
|
|
"sirv_gnrl_ltch",
|
||
|
|
"sirv_gnrl_ltch"
|
||
|
|
],
|
||
|
|
"PEModules": [],
|
||
|
|
"LVLData": [
|
||
|
|
"SIM"
|
||
|
|
],
|
||
|
|
"Misc": {
|
||
|
|
"cwd": "/home/shbyang/Desktop/workplace/lin-win-share/DA4008_V1.2/sim/lvds",
|
||
|
|
"daidir": "simv.daidir",
|
||
|
|
"vcs_version": "O-2018.09-SP2_Full64",
|
||
|
|
"master_pid": 117681,
|
||
|
|
"VCS_HOME": "/opt/synopsys/vcs-mx/O-2018.09-SP2",
|
||
|
|
"vcs_build_date": "Build Date = Feb 28 2019 22:34:30",
|
||
|
|
"hostname": "cryo1",
|
||
|
|
"csrc": "csrc",
|
||
|
|
"csrc_abs": "/home/shbyang/Desktop/workplace/lin-win-share/DA4008_V1.2/sim/lvds/csrc",
|
||
|
|
"archive_dir": "archive.0",
|
||
|
|
"daidir_abs": "/home/shbyang/Desktop/workplace/lin-win-share/DA4008_V1.2/sim/lvds/simv.daidir",
|
||
|
|
"default_output_dir": "csrc"
|
||
|
|
},
|
||
|
|
"rlimit": {
|
||
|
|
"data": -1,
|
||
|
|
"stack": -1
|
||
|
|
}
|
||
|
|
}
|