18 lines
426 B
Tcl
18 lines
426 B
Tcl
|
|
set top_design_name $svars(top_design).mdb
|
||
|
|
set mv_power_net VDD
|
||
|
|
set mw_ground_net VSS
|
||
|
|
set mw_logic1_net VDD
|
||
|
|
set mw_logic0_net VSS
|
||
|
|
set mw_power_port VDD
|
||
|
|
set mw_ground_port VSS
|
||
|
|
set icc_execute_dir icc_shell
|
||
|
|
set work_dir ./icc_dir
|
||
|
|
|
||
|
|
set write_sdc_output_lumped_net_capacitance false
|
||
|
|
set write_sdc_output_net_resistance false
|
||
|
|
|
||
|
|
tproc_dct_tlup_settings $top_design_name
|
||
|
|
tproc_dct_setup_mw
|
||
|
|
check_tlu_plus_files
|
||
|
|
check_library
|