更新 try_smg/counter.v
This commit is contained in:
parent
223768a057
commit
f89c74205a
|
|
@ -1,15 +1,14 @@
|
|||
module counter
|
||||
(
|
||||
input clk, enable, rst_n,
|
||||
output reg [8-1:0] count
|
||||
);
|
||||
|
||||
always @ (posedge clk or negedge rst_n)
|
||||
begin
|
||||
if (!rst_n)
|
||||
count <= 0;
|
||||
else if (enable == 1'b1)
|
||||
count <= count + 1;
|
||||
end
|
||||
|
||||
module counter
|
||||
(
|
||||
input clk, enable, rst_n,
|
||||
output reg [8-1:0] count
|
||||
);
|
||||
|
||||
always @ (posedge clk or negedge rst_n)
|
||||
begin
|
||||
if (!rst_n)
|
||||
count <= 0;
|
||||
else if (enable == 1'b1)
|
||||
count <= count + 1;
|
||||
end
|
||||
endmodule
|
||||
Loading…
Reference in New Issue