151 lines
3.2 KiB
Verilog
Executable File
151 lines
3.2 KiB
Verilog
Executable File
module COEF_C(
|
|
index ,
|
|
C0_C ,
|
|
C1_C ,
|
|
C2_C
|
|
);
|
|
input [4:0] index;
|
|
|
|
output [17:0] C0_C;
|
|
output [11:0] C1_C;
|
|
output [5:0] C2_C;
|
|
|
|
reg [17:0] C0_C;
|
|
reg [11:0] C1_C;
|
|
reg [5:0] C2_C;
|
|
|
|
|
|
|
|
//------------------------
|
|
//----C0_C OK
|
|
always@(*)
|
|
begin
|
|
|
|
case(index)
|
|
5'd 0 : C0_C =18'h3ffff;
|
|
5'd 1 : C0_C =18'h3ffb1;
|
|
5'd 2 : C0_C =18'h3fec4;
|
|
5'd 3 : C0_C =18'h3fd3a;
|
|
5'd 4 : C0_C =18'h3fb12;
|
|
5'd 5 : C0_C =18'h3f84d;
|
|
5'd 6 : C0_C =18'h3f4eb;
|
|
5'd 7 : C0_C =18'h3f0ed;
|
|
5'd 8 : C0_C =18'h3ec53;
|
|
5'd 9 : C0_C =18'h3e71e;
|
|
5'd10 : C0_C =18'h3e150;
|
|
5'd11 : C0_C =18'h3dae8;
|
|
5'd12 : C0_C =18'h3d3e8;
|
|
5'd13 : C0_C =18'h3cc51;
|
|
5'd14 : C0_C =18'h3c424;
|
|
5'd15 : C0_C =18'h3bb62;
|
|
5'd16 : C0_C =18'h3b20d;
|
|
5'd17 : C0_C =18'h3a827;
|
|
5'd18 : C0_C =18'h39daf;
|
|
5'd19 : C0_C =18'h392a9;
|
|
5'd20 : C0_C =18'h38716;
|
|
5'd21 : C0_C =18'h37af8;
|
|
5'd22 : C0_C =18'h36e50;
|
|
5'd23 : C0_C =18'h36121;
|
|
5'd24 : C0_C =18'h3536d;
|
|
5'd25 : C0_C =18'h34535;
|
|
5'd26 : C0_C =18'h3367c;
|
|
5'd27 : C0_C =18'h32744;
|
|
5'd28 : C0_C =18'h31790;
|
|
5'd29 : C0_C =18'h30762;
|
|
5'd30 : C0_C =18'h2f6bc;
|
|
5'd31 : C0_C =18'h2e5a1;
|
|
// default : C0_C = C0_C;
|
|
endcase
|
|
|
|
end
|
|
|
|
//------------------------
|
|
//----C1_C OK
|
|
always@(*)
|
|
begin
|
|
|
|
case(index)
|
|
5'd 0 : C1_C =12'd 0;
|
|
5'd 1 : C1_C =12'd 79;
|
|
5'd 2 : C1_C =12'd 158;
|
|
5'd 3 : C1_C =12'd 237;
|
|
5'd 4 : C1_C =12'd 315;
|
|
5'd 5 : C1_C =12'd 394;
|
|
5'd 6 : C1_C =12'd 472;
|
|
5'd 7 : C1_C =12'd 550;
|
|
5'd 8 : C1_C =12'd 628;
|
|
5'd 9 : C1_C =12'd 705;
|
|
5'd10 : C1_C =12'd 782;
|
|
5'd11 : C1_C =12'd 858;
|
|
5'd12 : C1_C =12'd 934;
|
|
5'd13 : C1_C =12'd1009;
|
|
5'd14 : C1_C =12'd1084;
|
|
5'd15 : C1_C =12'd1158;
|
|
5'd16 : C1_C =12'd1231;
|
|
5'd17 : C1_C =12'd1304;
|
|
5'd18 : C1_C =12'd1376;
|
|
5'd19 : C1_C =12'd1446;
|
|
5'd20 : C1_C =12'd1517;
|
|
5'd21 : C1_C =12'd1586;
|
|
5'd22 : C1_C =12'd1654;
|
|
5'd23 : C1_C =12'd1721;
|
|
5'd24 : C1_C =12'd1787;
|
|
5'd25 : C1_C =12'd1852;
|
|
5'd26 : C1_C =12'd1916;
|
|
5'd27 : C1_C =12'd1979;
|
|
5'd28 : C1_C =12'd2041;
|
|
5'd29 : C1_C =12'd2101;
|
|
5'd30 : C1_C =12'd2161;
|
|
5'd31 : C1_C =12'd2218;
|
|
// default : C1_C = C1_C;
|
|
endcase
|
|
|
|
end
|
|
//------------------------
|
|
//----C2_C
|
|
always@(*)
|
|
begin
|
|
|
|
|
|
case(index)
|
|
5'd 0 : C2_C =6'd39;
|
|
5'd 1 : C2_C =6'd39;
|
|
5'd 2 : C2_C =6'd39;
|
|
5'd 3 : C2_C =6'd39;
|
|
5'd 4 : C2_C =6'd39;
|
|
5'd 5 : C2_C =6'd39;
|
|
5'd 6 : C2_C =6'd39;
|
|
5'd 7 : C2_C =6'd39;
|
|
5'd 8 : C2_C =6'd39;
|
|
5'd 9 : C2_C =6'd38;
|
|
5'd10 : C2_C =6'd38;
|
|
5'd11 : C2_C =6'd38;
|
|
5'd12 : C2_C =6'd38;
|
|
5'd13 : C2_C =6'd37;
|
|
5'd14 : C2_C =6'd37;
|
|
5'd15 : C2_C =6'd37;
|
|
5'd16 : C2_C =6'd36;
|
|
5'd17 : C2_C =6'd36;
|
|
5'd18 : C2_C =6'd35;
|
|
5'd19 : C2_C =6'd35;
|
|
5'd20 : C2_C =6'd35;
|
|
5'd21 : C2_C =6'd34;
|
|
5'd22 : C2_C =6'd34;
|
|
5'd23 : C2_C =6'd33;
|
|
5'd24 : C2_C =6'd33;
|
|
5'd25 : C2_C =6'd32;
|
|
5'd26 : C2_C =6'd31;
|
|
5'd27 : C2_C =6'd31;
|
|
5'd28 : C2_C =6'd30;
|
|
5'd29 : C2_C =6'd30;
|
|
5'd30 : C2_C =6'd29;
|
|
5'd31 : C2_C =6'd28;
|
|
// default : C2_C = C2_C;
|
|
endcase
|
|
|
|
|
|
end
|
|
endmodule
|
|
|
|
|