thfu
/
TailCorr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
拖尾矫正
31 Commits 4 Branches 0 Tags 22 MiB
Verilog 80.6%
SystemVerilog 13.1%
MATLAB 3.5%
Coq 1.2%
Makefile 1.1%
Other 0.5%
Go to file
dada 601600c760 parameterize modules 2025-03-13 18:51:53 +08:00
rtl parameterize modules 2025-03-13 18:51:53 +08:00
script_m 与基于IP核的分支合并，保留全八路并行的IIR滤波器； 2025-03-12 13:23:25 +08:00
sim 八路并行，一路超前计算，七路进位链 2025-03-13 18:48:39 +08:00