TailCorr/sim/csrc/cginfo.json

470 lines
14 KiB
JSON

{
"SIMBData": {
"text": 0,
"out": "amcQwB.o",
"bytes": 124012,
"archive": "archive.0/_123491_archive_1.a"
},
"cycles_program_begin": 324988676905283,
"PrevCompiledModules": {},
"MlibObjs": {},
"perf": [
{
"sub": [
{
"sub": [],
"stat": [
"doParsingAndDesignResolution",
"entry",
0.036180973052978516,
0.037280000000000001,
0.019266999999999999,
272360,
273160,
0.0,
0.0,
1727689370.0924771,
324988738072263
]
},
{
"sub": [],
"stat": [
"doParsingAndDesignResolution",
"exit",
0.055888891220092773,
0.056147000000000002,
0.020056000000000001,
273868,
274516,
0.0,
0.0,
1727689370.112185,
324988805310592
]
},
{
"sub": [
{
"sub": [],
"stat": [
"doUptoVir2VcsNoSepCleanup",
"entry",
0.072571992874145508,
0.070834999999999995,
0.022008,
279212,
279216,
0.0,
0.0,
1727689370.1288681,
324988862235081
]
},
{
"sub": [],
"stat": [
"doUptoVir2VcsNoSepCleanup",
"exit",
0.16376900672912598,
0.127633,
0.032184999999999998,
290144,
290156,
0.0033899999999999998,
0.022686999999999999,
1727689370.2200651,
324989173008766
]
},
{
"sub": [],
"stat": [
"doRadify_vir2vcsAll",
"entry",
0.16384387016296387,
0.127693,
0.032201,
290144,
290156,
0.0033899999999999998,
0.022686999999999999,
1727689370.22014,
324989173201171
]
},
{
"sub": [],
"stat": [
"doRadify_vir2vcsAll",
"exit",
0.17159080505371094,
0.13541900000000001,
0.032201,
290144,
290156,
0.0033899999999999998,
0.022686999999999999,
1727689370.2278869,
324989199689397
]
}
],
"stat": [
"doPostDesignResolutionToVir2Vcs",
"entry",
0.057678937911987305,
0.056152000000000001,
0.021836999999999999,
274052,
274516,
0.0,
0.0,
1727689370.113975,
324988811631261
]
},
{
"sub": [],
"stat": [
"doPostDesignResolutionToVir2Vcs",
"exit",
0.17164492607116699,
0.13547400000000001,
0.032201,
290144,
290156,
0.0033899999999999998,
0.022686999999999999,
1727689370.227941,
324989199782196
]
},
{
"sub": [
{
"sub": [],
"stat": [
"DoPass2",
"entry",
0.2019188404083252,
0.135796,
0.034224999999999998,
288588,
290156,
0.014342000000000001,
0.035799999999999998,
1727689370.258215,
324989303041750
]
},
{
"sub": [],
"stat": [
"DoPass2",
"exit",
0.42156291007995605,
0.345136,
0.043926,
290832,
290860,
0.014342000000000001,
0.035799999999999998,
1727689370.477859,
324990051679583
]
}
],
"stat": [
"doGAToPass2",
"entry",
0.17166781425476074,
0.13549700000000001,
0.032201,
290144,
290156,
0.0033899999999999998,
0.022686999999999999,
1727689370.2279639,
324989199845725
]
},
{
"sub": [],
"stat": [
"doGAToPass2",
"exit",
0.43323779106140137,
0.34889799999999999,
0.043926,
290832,
290860,
0.014342000000000001,
0.035799999999999998,
1727689370.4895339,
324990091488028
]
}
],
"stat": [
"main",
"entry",
0.018301963806152344,
0.032051000000000003,
0.011051999999999999,
216464,
216464,
0.0,
0.0,
1727689370.0745981,
324988677185752
]
},
{
"sub": [],
"stat": [
"main",
"exit",
0.43373584747314453,
0.34939500000000001,
0.043926,
290824,
290860,
0.014342000000000001,
0.035799999999999998,
1727689370.490032,
324990093157721
]
}
],
"CompileStrategy": "fullobj",
"PEModules": [],
"NameTable": {
"lsdacif": [
"lsdacif",
"j814q",
"module",
5
],
"std": [
"std",
"reYIK",
"module",
1
],
"sirv_gnrl_dfflrs": [
"sirv_gnrl_dfflrs",
"ZJgwY",
"module",
8
],
"DW02_mult": [
"DW02_mult",
"F0Ncy",
"module",
2
],
"DW02_mult_0000": [
"DW02_mult_0000",
"x4dJ1",
"module",
3
],
"IIR_Filter": [
"IIR_Filter",
"rLaFI",
"module",
4
],
"MeanIntp_8": [
"MeanIntp_8",
"kE6JJ",
"module",
6
],
"...MASTER...": [
"SIM",
"amcQw",
"module",
18
],
"TailCorr_top": [
"TailCorr_top",
"JxRbi",
"module",
7
],
"sirv_gnrl_dfflrd": [
"sirv_gnrl_dfflrd",
"Uye5v",
"module",
10
],
"sirv_gnrl_dfflr": [
"sirv_gnrl_dfflr",
"Tfv8H",
"module",
9
],
"sirv_gnrl_dffl": [
"sirv_gnrl_dffl",
"BM4bj",
"module",
11
],
"sirv_gnrl_dffrs": [
"sirv_gnrl_dffrs",
"QHiet",
"module",
12
],
"sirv_gnrl_ltch": [
"sirv_gnrl_ltch",
"UTi0b",
"module",
14
],
"sirv_gnrl_dffr": [
"sirv_gnrl_dffr",
"Wnd0S",
"module",
13
],
"PIPE3_ADD_48BIT": [
"PIPE3_ADD_48BIT",
"pw9VH",
"module",
15
],
"DW_mult_pipe_0000_0000": [
"DW_mult_pipe_0000_0000",
"HNRiG",
"module",
16
],
"TB": [
"TB",
"sH4Fc",
"module",
17
]
},
"incremental": "on",
"cpu_cycles_pass2_start": 324989303066494,
"stat": {
"ru_self_cgstart": {
"ru_nvcsw": 30,
"ru_utime_sec": 0.135851,
"ru_stime_sec": 0.034237999999999998,
"ru_nivcsw": 2,
"ru_maxrss_kb": 80436,
"ru_majflt": 0,
"ru_minflt": 27230
},
"ru_childs_cgstart": {
"ru_nvcsw": 26,
"ru_utime_sec": 0.014342000000000001,
"ru_stime_sec": 0.035799999999999998,
"ru_nivcsw": 23,
"ru_maxrss_kb": 27616,
"ru_majflt": 0,
"ru_minflt": 10674
},
"peak_mem_kb": 290860,
"totalObjSize": 700896,
"nMops": 34391,
"cpu_cycles_cgstart": 324989303194818,
"nQuads": 10965,
"ru_childs_end": {
"ru_nvcsw": 26,
"ru_utime_sec": 0.014342000000000001,
"ru_stime_sec": 0.035799999999999998,
"ru_nivcsw": 23,
"ru_maxrss_kb": 27616,
"ru_majflt": 0,
"ru_minflt": 10674
},
"ru_self_end": {
"ru_nvcsw": 32,
"ru_utime_sec": 0.349443,
"ru_stime_sec": 0.043926,
"ru_nivcsw": 3,
"ru_maxrss_kb": 92648,
"ru_majflt": 0,
"ru_minflt": 32201
},
"mop/quad": 3.1364341085271317,
"CodeGen(%)": 58.713800733950009,
"cpu_cycles_end": 324990093254211,
"cpu_cycles_total": 1416348928,
"realTime": 0.43380999565124512,
"outputSizePerQuad": 63.921203830369357,
"mopSpeed": 161012.58474100151,
"quadSpeed": 51336.192366755298,
"Frontend(%)": 41.286199266049998
},
"CurCompileUdps": {},
"CurCompileModules": [
"...MASTER...",
"...MASTER...",
"std",
"std",
"DW02_mult",
"DW02_mult",
"DW02_mult_0000",
"DW02_mult_0000",
"IIR_Filter",
"IIR_Filter",
"lsdacif",
"lsdacif",
"MeanIntp_8",
"MeanIntp_8",
"TailCorr_top",
"TailCorr_top",
"sirv_gnrl_dfflrs",
"sirv_gnrl_dfflrs",
"sirv_gnrl_dfflr",
"sirv_gnrl_dfflr",
"sirv_gnrl_dfflrd",
"sirv_gnrl_dfflrd",
"sirv_gnrl_dffl",
"sirv_gnrl_dffl",
"sirv_gnrl_dffrs",
"sirv_gnrl_dffrs",
"sirv_gnrl_dffr",
"sirv_gnrl_dffr",
"sirv_gnrl_ltch",
"sirv_gnrl_ltch",
"PIPE3_ADD_48BIT",
"PIPE3_ADD_48BIT",
"DW_mult_pipe_0000_0000",
"DW_mult_pipe_0000_0000",
"TB",
"TB"
],
"LVLData": [
"SIM"
],
"CompileProcesses": [
"cgproc.123491.json"
],
"Misc": {
"vcs_build_date": "Build Date = Feb 28 2019 22:34:30",
"vcs_version": "O-2018.09-SP2_Full64",
"VCS_HOME": "/home/synopsys/vcs/O-2018.09-SP2",
"archive_dir": "archive.0",
"daidir": "simv.daidir",
"master_pid": 123491,
"hostname": "IC_EDA",
"csrc": "csrc",
"daidir_abs": "/home/ICer/thfu/TailCorr/v05/sim/simv.daidir",
"cwd": "/home/ICer/thfu/TailCorr/v05/sim",
"csrc_abs": "/home/ICer/thfu/TailCorr/v05/sim/csrc",
"default_output_dir": "csrc"
},
"rlimit": {
"data": -1,
"stack": -1
},
"CompileStatus": "Successful"
}