 thfu
|
73c50d931b
|
v04-add valid output port and convert from 8 to 4 on FPGA
|
2024-11-20 20:29:42 +08:00 |
|
thfu
|
038ab149bc
|
v04-add valid output port and convert from 8 to 4
|
2024-11-14 20:35:56 +08:00 |
|
thfu
|
d6eb195dde
|
v04-enable of clk_div2
|
2024-11-12 17:35:22 +08:00 |
|
thfu
|
8d46d2bbd3
|
v04-round
|
2024-11-11 17:17:15 +08:00 |
|
thfu
|
993ed34ee4
|
v04-eliminate warning
|
2024-11-09 17:51:37 +08:00 |
|
thfu
|
8fa46ded3a
|
v04-IIR based on IP core
|
2024-11-09 17:13:18 +08:00 |
|
thfu
|
da3157a7d8
|
Modify enable signal as clk divided by 2
|
2024-11-04 19:03:02 +08:00 |