TailCorr/rtl/z_dsp/MeanIntp_8.v

//+FHDR--------------------------------------------------------------------------------------------------------
//  Company: 
//-----------------------------------------------------------------------------------------------------------------
//  File Name             :    MeanIntp_8.v
//  Department            :    
//  Author                :    thfu
//  Author's Tel          :     
//-----------------------------------------------------------------------------------------------------------------
//  Relese History
//  Version     Date            Author          Description
//  0.1         2024-09-27      thfu            top module of 8 mean interpolation
//-----------------------------------------------------------------------------------------------------------------
//  Keywords            :       
//
//-----------------------------------------------------------------------------------------------------------------
//  Parameter
//
//-----------------------------------------------------------------------------------------------------------------
//  Purpose                 :
//                      
//-----------------------------------------------------------------------------------------------------------------
//  Target Device:        
//  Tool versions:        
//-----------------------------------------------------------------------------------------------------------------
//  Reuse Issues
//  Reset Strategy: 
//  Clock Domains: 
//  Critical Timing:
//  Asynchronous I/F:
//  Synthesizable (y/n): 
//  Other:
//-FHDR--------------------------------------------------------------------------------------------------------
module MeanIntp_8(
		 	clk,
		 	rstn,
		 	en,
		 	intp_mode,
		 	din,  //input
			dout_0,//output
			dout_1,
			dout_2,
			dout_3,
			dout_4,
			dout_5,
			dout_6,
			dout_7
);


input rstn;
input clk;
input en;
input [1:0]   intp_mode;
input  signed [15:0] din;

output signed [15:0] dout_0;
output signed [15:0] dout_1;
output signed [15:0] dout_2;
output signed [15:0] dout_3;
output signed [15:0] dout_4;
output signed [15:0] dout_5;
output signed [15:0] dout_6;
output signed [15:0] dout_7;

reg  [15:0]  din_r1;
reg  [15:0]  din_r2;

always@(posedge clk or negedge rstn) 
    if(!rstn)
        begin
                 din_r1  <=  'h0;  
                 din_r2  <=  'h0;  
        end
    else  if(en)
        begin
                 din_r1  <=  din;
                 din_r2  <=  din_r1;
        end
    else
        begin
                 din_r1  <=  din_r1;
                 din_r2  <=  din_r2;
        end

wire  [16:0]  sum_0_1;
wire  [16:0]  sum_0_1_round0;
wire  [16:0]  sum_0_1_round1;
wire  [16:0]  sum_0_1_round2;

assign  sum_0_1 = {{1 {din[15]}},din} - {{1 {din_r1[15]}},din_r1};

FixRound #(17,1) u_round1 (clk, rstn, en, sum_0_1, sum_0_1_round0);
FixRound #(17,2) u_round2 (clk, rstn, en, sum_0_1, sum_0_1_round1);
FixRound #(17,3) u_round3 (clk, rstn, en, sum_0_1, sum_0_1_round2);

wire  signed  [16:0]  diff_1_2;//(din-din_r1)/2 
wire  signed  [16:0]  diff_1_4;//(din-din_r1)/4
wire  signed  [16:0]  diff_1_8;//(din-din_r1)/8

assign  diff_1_2 = {{1 {sum_0_1_round0[16]}},sum_0_1_round0[16:1]};
assign  diff_1_4 = {{2 {sum_0_1_round1[16]}},sum_0_1_round1[16:2]};
assign  diff_1_8 = {{3 {sum_0_1_round2[16]}},sum_0_1_round2[16:3]};

reg  signed  [16:0]  dout_r0;
reg  signed  [16:0]  dout_r1;
reg  signed  [16:0]  dout_r2;
reg  signed  [16:0]  dout_r3;
reg  signed  [16:0]  dout_r4;
reg  signed  [16:0]  dout_r5;
reg  signed  [16:0]  dout_r6;
reg  signed  [16:0]  dout_r7;


always@(posedge clk or negedge rstn) 
    if(!rstn)
        begin
                 dout_r0  <=  'h0;
                 dout_r1  <=  'h0;
                 dout_r2  <=  'h0;
                 dout_r3  <=  'h0;
                 dout_r4  <=  'h0;
                 dout_r5  <=  'h0;
                 dout_r6  <=  'h0;
                 dout_r7  <=  'h0;
        end
    else  if(en)
        begin
                 dout_r0  <=  din_r2;
                 dout_r1  <=  din_r2 + diff_1_8;
                 dout_r2  <=  din_r2 + diff_1_4;
                 dout_r3  <=  din_r2 + diff_1_4 + diff_1_8;
                 dout_r4  <=  din_r2 + diff_1_2;
                 dout_r5  <=  din_r2 + diff_1_2 + diff_1_8;
                 dout_r6  <=  din_r2 + diff_1_2 + diff_1_4;
                 dout_r7  <=  din_r2 + diff_1_2 + diff_1_4 + diff_1_8;
        end
    else
        begin
                 dout_r0  <=  dout_r0; 
                 dout_r1  <=  dout_r1;
                 dout_r2  <=  dout_r2;
                 dout_r3  <=  dout_r3;
                 dout_r4  <=  dout_r4;
                 dout_r5  <=  dout_r5;
                 dout_r6  <=  dout_r6;
                 dout_r7  <=  dout_r7;
        end

reg  signed  [15:0]  mux_p_0;
reg  signed  [15:0]  mux_p_1;
reg  signed  [15:0]  mux_p_2;
reg  signed  [15:0]  mux_p_3;
reg  signed  [15:0]  mux_p_4;
reg  signed  [15:0]  mux_p_5;
reg  signed  [15:0]  mux_p_6;
reg  signed  [15:0]  mux_p_7;

always@(posedge clk)  begin
    case(intp_mode)
    2'b00:
        begin
                 mux_p_0  <=  dout_r0;
                 mux_p_1  <=  16'h0;
                 mux_p_2  <=  16'h0;
                 mux_p_3  <=  16'h0;
                 mux_p_4  <=  16'h0;
                 mux_p_5  <=  16'h0;
                 mux_p_6  <=  16'h0;
                 mux_p_7  <=  16'h0;   
        end
     2'b01:
        begin
                 mux_p_0  <=  dout_r0;
                 mux_p_1  <=  dout_r4;
                 mux_p_2  <=  16'h0;
                 mux_p_3  <=  16'h0;
                 mux_p_4  <=  16'h0;
                 mux_p_5  <=  16'h0;
                 mux_p_6  <=  16'h0;
                 mux_p_7  <=  16'h0;          
        end
    2'b10:
        begin
                 mux_p_0  <=  dout_r0;
                 mux_p_1  <=  dout_r2;
                 mux_p_2  <=  dout_r4;
                 mux_p_3  <=  dout_r6;
                 mux_p_4  <=  16'h0;
                 mux_p_5  <=  16'h0;
                 mux_p_6  <=  16'h0;
                 mux_p_7  <=  16'h0;          
        end
     2'b11:
        begin
                 mux_p_0  <=  dout_r0;
                 mux_p_1  <=  dout_r1;
                 mux_p_2  <=  dout_r2;
                 mux_p_3  <=  dout_r3;
                 mux_p_4  <=  dout_r4;
                 mux_p_5  <=  dout_r5;
                 mux_p_6  <=  dout_r6;
                 mux_p_7  <=  dout_r7;        
        end
     default:
        begin
                 mux_p_0  <=  16'h0;
                 mux_p_1  <=  16'h0;
                 mux_p_2  <=  16'h0;
                 mux_p_3  <=  16'h0;
                 mux_p_4  <=  16'h0;
                 mux_p_5  <=  16'h0;
                 mux_p_6  <=  16'h0;
                 mux_p_7  <=  16'h0;          
        end

    endcase
end

assign dout_0 = mux_p_0[15:0];
assign dout_1 = mux_p_1[15:0];
assign dout_2 = mux_p_2[15:0];
assign dout_3 = mux_p_3[15:0];
assign dout_4 = mux_p_4[15:0];
assign dout_5 = mux_p_5[15:0];
assign dout_6 = mux_p_6[15:0];
assign dout_7 = mux_p_7[15:0];

endmodule