SPI_Test/tb/qumcu/isa/case/Sll_0x4_test/main.s

8 lines
79 B
ArmAsm

addi x1, x0,1
addi x2, x0,4
addi x4, x0, 15
loop:
sll x1,x1,x2
bne x1,x0,loop