SPI_Test/tb/digital_top/csrc/_prev_cginfo.json

1126 lines
32 KiB
JSON

{
"cycles_program_begin": 5365254023434733,
"perf": [
{
"stat": [
"main",
"entry",
0.010998010635375977,
0.020944000000000001,
0.0062830000000000004,
219296,
219296,
0.0,
0.0,
1716628062.7482431,
5365254023618961
],
"sub": [
{
"stat": [
"doParsingAndDesignResolution",
"entry",
0.017252922058105469,
0.023444,
0.0086379999999999998,
275204,
276004,
0.0,
0.0,
1716628062.754498,
5365254044985144
],
"sub": []
},
{
"stat": [
"doParsingAndDesignResolution",
"exit",
0.12197184562683105,
0.116482,
0.020434999999999998,
285272,
285920,
0.0,
0.0,
1716628062.8592169,
5365254403409389
],
"sub": []
},
{
"stat": [
"doPostDesignResolutionToVir2Vcs",
"entry",
0.12591981887817383,
0.12042899999999999,
0.020434999999999998,
285272,
285920,
0.0,
0.0,
1716628062.8631649,
5365254416923102
],
"sub": [
{
"stat": [
"doUptoVir2VcsNoSepCleanup",
"entry",
0.20213890075683594,
0.19484199999999999,
0.022325000000000001,
289884,
289888,
0.0,
0.0,
1716628062.939384,
5365254677743294
],
"sub": []
},
{
"stat": [
"doUptoVir2VcsNoSepCleanup",
"exit",
0.60333895683288574,
0.574604,
0.034273999999999999,
312380,
312404,
0.001024,
0.0086,
1716628063.340584,
5365256050658233
],
"sub": []
},
{
"stat": [
"doRadify_vir2vcsAll",
"entry",
0.60339879989624023,
0.57466200000000001,
0.034278000000000003,
312380,
312404,
0.001024,
0.0086,
1716628063.3406439,
5365256050786688
],
"sub": []
},
{
"stat": [
"doRadify_vir2vcsAll",
"exit",
0.63610982894897461,
0.60338400000000003,
0.038278,
312380,
312404,
0.001024,
0.0086,
1716628063.3733549,
5365256162797812
],
"sub": []
}
]
},
{
"stat": [
"doPostDesignResolutionToVir2Vcs",
"exit",
0.63614892959594727,
0.60342099999999999,
0.038280000000000002,
312380,
312404,
0.001024,
0.0086,
1716628063.373394,
5365256162854232
],
"sub": []
},
{
"stat": [
"doGAToPass2",
"entry",
0.63616394996643066,
0.60343500000000005,
0.038281000000000003,
312380,
312404,
0.001024,
0.0086,
1716628063.373409,
5365256162899292
],
"sub": [
{
"stat": [
"DoPass2",
"entry",
0.65217900276184082,
0.60570999999999997,
0.040245999999999997,
309916,
312404,
0.0055579999999999996,
0.016175999999999999,
1716628063.3894241,
5365256217764708
],
"sub": []
},
{
"stat": [
"DoPass2",
"exit",
1.0193369388580322,
0.954677,
0.057279999999999998,
311892,
312404,
0.0063839999999999999,
0.017002,
1716628063.756582,
5365257474162224
],
"sub": []
}
]
},
{
"stat": [
"doGAToPass2",
"exit",
1.0213918685913086,
0.95672599999999997,
0.057282,
311892,
312404,
0.0063839999999999999,
0.017002,
1716628063.758637,
5365257481222923
],
"sub": []
}
]
},
{
"stat": [
"main",
"exit",
1.0218160152435303,
0.95712699999999995,
0.057306999999999997,
311884,
312404,
0.0063839999999999999,
0.017002,
1716628063.7590611,
5365257482633053
],
"sub": []
}
],
"Misc": {
"vcs_version": "O-2018.09-SP2_Full64",
"csrc": "csrc",
"archive_dir": "archive.161",
"vcs_build_date": "Build Date = Feb 28 2019 22:34:30",
"VCS_HOME": "/home/synopsys/vcs/O-2018.09-SP2",
"master_pid": 367,
"default_output_dir": "csrc",
"csrc_abs": "/home/ICer/ic_prjs/EZQ-XYZ-M1-V0.9/ezq-xyz-m1/sim/digital_top/csrc",
"hostname": "IC_EDA",
"daidir": "simv.daidir",
"cwd": "/home/ICer/ic_prjs/EZQ-XYZ-M1-V0.9/ezq-xyz-m1/sim/digital_top",
"daidir_abs": "/home/ICer/ic_prjs/EZQ-XYZ-M1-V0.9/ezq-xyz-m1/sim/digital_top/simv.daidir"
},
"CompileProcesses": [
"cgproc.367.json"
],
"MlibObjs": {},
"stat": {
"ru_self_end": {
"ru_minflt": 42150,
"ru_stime_sec": 0.057307999999999998,
"ru_utime_sec": 0.95716000000000001,
"ru_maxrss_kb": 111716,
"ru_majflt": 0,
"ru_nvcsw": 33,
"ru_nivcsw": 18
},
"ru_self_cgstart": {
"ru_minflt": 34742,
"ru_stime_sec": 0.040250000000000001,
"ru_utime_sec": 0.605765,
"ru_maxrss_kb": 102464,
"ru_majflt": 0,
"ru_nvcsw": 32,
"ru_nivcsw": 16
},
"ru_childs_cgstart": {
"ru_minflt": 10104,
"ru_stime_sec": 0.016175999999999999,
"ru_utime_sec": 0.0055579999999999996,
"ru_maxrss_kb": 45132,
"ru_majflt": 0,
"ru_nvcsw": 26,
"ru_nivcsw": 22
},
"cpu_cycles_cgstart": 5365256217897550,
"mop/quad": 3.0596252726979385,
"nMops": 436171,
"cpu_cycles_end": 5365257482707844,
"totalObjSize": 619628,
"nQuads": 142557,
"ru_childs_end": {
"ru_minflt": 10699,
"ru_stime_sec": 0.017002,
"ru_utime_sec": 0.0063839999999999999,
"ru_maxrss_kb": 45516,
"ru_majflt": 0,
"ru_nvcsw": 27,
"ru_nivcsw": 24
},
"CodeGen(%)": 36.554739586360355,
"cpu_cycles_total": 3459273111,
"quadSpeed": 404737.36659654026,
"mopSpeed": 1238344.6756439849,
"outputSizePerQuad": 4.3465280554444892,
"Frontend(%)": 63.445260413639645,
"peak_mem_kb": 312404,
"realTime": 1.0218667984008789
},
"PrevCompiledModules": {
"z_dsp": {
"zpIk1_d": {
"bytes": 88692,
"mod": "z_dsp",
"mode": 4,
"checksum": 0,
"out": "zpIk1_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"tsdn28hpcpuhdb128x128m4mw_170a": {
"rShyv_d": {
"bytes": 297858,
"mod": "tsdn28hpcpuhdb128x128m4mw_170a",
"mode": 4,
"checksum": 0,
"out": "rShyv_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"qbmcu_datalatch": {
"MsCBG_d": {
"bytes": 12266,
"mod": "qbmcu_datalatch",
"mode": 4,
"checksum": 0,
"out": "MsCBG_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"std": {
"reYIK_d": {
"bytes": 43000,
"mod": "std",
"mode": 4,
"checksum": 0,
"out": "reYIK_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"sram_if": {
"NABmh_d": {
"bytes": 16326,
"mod": "sram_if",
"mode": 4,
"checksum": 0,
"out": "NABmh_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DUC_HB2": {
"ksFw4_d": {
"bytes": 60820,
"mod": "DUC_HB2",
"mode": 4,
"checksum": 0,
"out": "ksFw4_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"sirv_gnrl_ltch": {
"UTi0b_d": {
"bytes": 9700,
"mod": "sirv_gnrl_ltch",
"mode": 4,
"checksum": 0,
"out": "UTi0b_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"channel_top": {
"xFWdC_d": {
"bytes": 468752,
"mod": "channel_top",
"mode": 4,
"checksum": 0,
"out": "xFWdC_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DUC4": {
"cwtAY_d": {
"bytes": 302476,
"mod": "DUC4",
"mode": 4,
"checksum": 0,
"out": "cwtAY_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"modout_mux": {
"jEu9i_d": {
"bytes": 10794,
"mod": "modout_mux",
"mode": 4,
"checksum": 0,
"out": "jEu9i_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW_mult_pipe_0000_0002": {
"SiiVi_d": {
"bytes": 41994,
"mod": "DW_mult_pipe_0000_0002",
"mode": 4,
"checksum": 0,
"out": "SiiVi_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW_mult_pipe_0000_0000": {
"HNRiG_d": {
"bytes": 38420,
"mod": "DW_mult_pipe_0000_0000",
"mode": 4,
"checksum": 0,
"out": "HNRiG_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"qbmcu_busdecoder": {
"jAiwN_d": {
"bytes": 16690,
"mod": "qbmcu_busdecoder",
"mode": 4,
"checksum": 0,
"out": "jAiwN_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"rst_gen_unit": {
"anuMN_d": {
"bytes": 21774,
"mod": "rst_gen_unit",
"mode": 4,
"checksum": 0,
"out": "anuMN_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"intpll_regfile": {
"Gw2LN_d": {
"bytes": 188388,
"mod": "intpll_regfile",
"mode": 4,
"checksum": 0,
"out": "Gw2LN_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"TB": {
"sH4Fc_d": {
"bytes": 216624,
"mod": "TB",
"mode": 4,
"checksum": 0,
"out": "sH4Fc_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DUC_HB3": {
"Rdd8k_d": {
"bytes": 44056,
"mod": "DUC_HB3",
"mode": 4,
"checksum": 0,
"out": "Rdd8k_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"dac_regfile": {
"LR0zI_d": {
"bytes": 118956,
"mod": "dac_regfile",
"mode": 4,
"checksum": 0,
"out": "LR0zI_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW02_mult_0004": {
"hwIug_d": {
"bytes": 29288,
"mod": "DW02_mult_0004",
"mode": 4,
"checksum": 0,
"out": "hwIug_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW_mult_pipe_0000_0003": {
"ZpmS6_d": {
"bytes": 37410,
"mod": "DW_mult_pipe_0000_0003",
"mode": 4,
"checksum": 0,
"out": "ZpmS6_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DUC_HB4": {
"zwWSN_d": {
"bytes": 39014,
"mod": "DUC_HB4",
"mode": 4,
"checksum": 0,
"out": "zwWSN_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"debug_top": {
"gNaPt_d": {
"bytes": 108122,
"mod": "debug_top",
"mode": 4,
"checksum": 0,
"out": "gNaPt_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"ctrl_regfile": {
"mLA3J_d": {
"bytes": 251072,
"mod": "ctrl_regfile",
"mode": 4,
"checksum": 0,
"out": "mLA3J_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW01_addsub": {
"KysYq_d": {
"bytes": 18370,
"mod": "DW01_addsub",
"mode": 4,
"checksum": 0,
"out": "KysYq_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"spi_if": {
"IHYdB_d": {
"bytes": 11636,
"mod": "spi_if",
"mode": 4,
"checksum": 0,
"out": "IHYdB_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"digital_top": {
"rTmJG_d": {
"bytes": 455898,
"mod": "digital_top",
"archive": "archive.161/_367_archive_1.a",
"out": "rTmJG_d.o",
"mode": 4,
"checksum": 0
}
},
"param_lut_0002": {
"nJN5E_d": {
"bytes": 19394,
"mod": "param_lut_0002",
"mode": 4,
"checksum": 0,
"out": "nJN5E_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"DW02_mult_0005": {
"UIt6b_d": {
"bytes": 29268,
"mod": "DW02_mult_0005",
"mode": 4,
"checksum": 0,
"out": "UIt6b_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"qbmcu_regfile_0000": {
"Hit7c_d": {
"bytes": 92426,
"mod": "qbmcu_regfile_0000",
"archive": "archive.161/_prev_archive_1.a",
"out": "Hit7c_d.o",
"mode": 4,
"checksum": 0
}
},
"mcu_regfile": {
"HWLgR_d": {
"bytes": 226690,
"mod": "mcu_regfile",
"mode": 4,
"checksum": 0,
"out": "HWLgR_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"system_regfile": {
"W3x1b_d": {
"bytes": 141826,
"mod": "system_regfile",
"mode": 4,
"checksum": 0,
"out": "W3x1b_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"TSDN28HPCPUHDB4096X32M4MWR_Int_Array": {
"e36VC_d": {
"bytes": 106790,
"mod": "TSDN28HPCPUHDB4096X32M4MWR_Int_Array",
"mode": 4,
"checksum": 0,
"out": "e36VC_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"tsdn28hpcpuhdb128x128m4mw_170a_Int_Array": {
"eFLuy_d": {
"bytes": 66736,
"mod": "tsdn28hpcpuhdb128x128m4mw_170a_Int_Array",
"mode": 4,
"checksum": 0,
"out": "eFLuy_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"tsdn28hpcpuhdb4096x32m4mw_170a_Int_Array": {
"ay4xz_d": {
"bytes": 66252,
"mod": "tsdn28hpcpuhdb4096x32m4mw_170a_Int_Array",
"mode": 4,
"checksum": 0,
"out": "ay4xz_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"TSDN28HPCPUHDB4096X32M4MWR": {
"Sg3ri_d": {
"bytes": 122964,
"mod": "TSDN28HPCPUHDB4096X32M4MWR",
"mode": 4,
"checksum": 0,
"out": "Sg3ri_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"sram_if_0000": {
"nJgqZ_d": {
"bytes": 16568,
"mod": "sram_if_0000",
"mode": 4,
"checksum": 0,
"out": "nJgqZ_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"qbmcu": {
"xnbfb_d": {
"bytes": 388698,
"mod": "qbmcu",
"mode": 4,
"checksum": 0,
"out": "xnbfb_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"sirv_gnrl_dffl": {
"BM4bj_d": {
"bytes": 9566,
"mod": "sirv_gnrl_dffl",
"mode": 4,
"checksum": 0,
"out": "BM4bj_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"PH2AMP": {
"iYIEc_d": {
"bytes": 158200,
"mod": "PH2AMP",
"mode": 4,
"checksum": 0,
"out": "iYIEc_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"dacif": {
"SMgga_d": {
"bytes": 62530,
"mod": "dacif",
"mode": 4,
"checksum": 0,
"out": "SMgga_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"_vcs_unit__504089786": {
"D1hM1_d": {
"bytes": 88168,
"mod": "_vcs_unit__504089786",
"mode": 4,
"checksum": 0,
"out": "D1hM1_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"tsdn28hpcpuhdb64x32m4mw_170a_Int_Array": {
"JweIx_d": {
"bytes": 65620,
"mod": "tsdn28hpcpuhdb64x32m4mw_170a_Int_Array",
"mode": 4,
"checksum": 0,
"out": "JweIx_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"...MASTER...": {
"amcQw_d": {
"bytes": 9160,
"mod": "...MASTER...",
"mode": 4,
"checksum": 0,
"out": "objs/amcQw_d.o"
}
},
"IIR_Filter": {
"rLaFI_d": {
"bytes": 55838,
"mod": "IIR_Filter",
"mode": 4,
"checksum": 0,
"out": "rLaFI_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"tsdn28hpcpuhdb4096x32m4mw_170a": {
"d6TPd_d": {
"bytes": 109700,
"mod": "tsdn28hpcpuhdb4096x32m4mw_170a",
"mode": 4,
"checksum": 0,
"out": "d6TPd_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"xy_dsp": {
"U33JQ_d": {
"bytes": 380142,
"mod": "xy_dsp",
"mode": 4,
"checksum": 0,
"out": "U33JQ_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
},
"spi_slave": {
"eAsJz_d": {
"bytes": 308970,
"mod": "spi_slave",
"mode": 4,
"checksum": 0,
"out": "eAsJz_d.o",
"archive": "archive.161/_prev_archive_1.a"
}
}
},
"NameTable": {
"TSDN28HPCPUHDB4096X32M4MWR_Int_Array": [
"TSDN28HPCPUHDB4096X32M4MWR_Int_Array",
"e36VC",
"module",
29
],
"sirv_gnrl_dffl": [
"sirv_gnrl_dffl",
"BM4bj",
"module",
8
],
"_vcs_unit__504089786": [
"_vcs_unit__504089786",
"D1hM1",
"module",
2
],
"dacif": [
"dacif",
"SMgga",
"module",
28
],
"std": [
"std",
"reYIK",
"module",
3
],
"qbmcu_datalatch": [
"qbmcu_datalatch",
"MsCBG",
"module",
22
],
"sram_if": [
"sram_if",
"NABmh",
"module",
4
],
"sram_if_0000": [
"sram_if_0000",
"nJgqZ",
"module",
5
],
"DW01_addsub": [
"DW01_addsub",
"KysYq",
"module",
40
],
"ctrl_regfile": [
"ctrl_regfile",
"mLA3J",
"module",
6
],
"DUC_HB2": [
"DUC_HB2",
"ksFw4",
"module",
30
],
"sirv_gnrl_ltch": [
"sirv_gnrl_ltch",
"UTi0b",
"module",
10
],
"channel_top": [
"channel_top",
"xFWdC",
"module",
27
],
"DUC4": [
"DUC4",
"cwtAY",
"module",
33
],
"modout_mux": [
"modout_mux",
"jEu9i",
"module",
15
],
"tsdn28hpcpuhdb4096x32m4mw_170a": [
"tsdn28hpcpuhdb4096x32m4mw_170a",
"d6TPd",
"module",
13
],
"xy_dsp": [
"xy_dsp",
"U33JQ",
"module",
16
],
"param_lut_0002": [
"param_lut_0002",
"nJN5E",
"module",
7
],
"TB": [
"TB",
"sH4Fc",
"module",
47
],
"intpll_regfile": [
"intpll_regfile",
"Gw2LN",
"module",
1
],
"rst_gen_unit": [
"rst_gen_unit",
"anuMN",
"module",
24
],
"DUC_HB3": [
"DUC_HB3",
"Rdd8k",
"module",
31
],
"dac_regfile": [
"dac_regfile",
"LR0zI",
"module",
11
],
"DUC_HB4": [
"DUC_HB4",
"zwWSN",
"module",
32
],
"debug_top": [
"debug_top",
"gNaPt",
"module",
12
],
"tsdn28hpcpuhdb4096x32m4mw_170a_Int_Array": [
"tsdn28hpcpuhdb4096x32m4mw_170a_Int_Array",
"ay4xz",
"module",
14
],
"tsdn28hpcpuhdb128x128m4mw_170a": [
"tsdn28hpcpuhdb128x128m4mw_170a",
"rShyv",
"module",
43
],
"tsdn28hpcpuhdb128x128m4mw_170a_Int_Array": [
"tsdn28hpcpuhdb128x128m4mw_170a_Int_Array",
"eFLuy",
"module",
9
],
"system_regfile": [
"system_regfile",
"W3x1b",
"module",
26
],
"TSDN28HPCPUHDB4096X32M4MWR": [
"TSDN28HPCPUHDB4096X32M4MWR",
"Sg3ri",
"module",
36
],
"tsdn28hpcpuhdb64x32m4mw_170a_Int_Array": [
"tsdn28hpcpuhdb64x32m4mw_170a_Int_Array",
"JweIx",
"module",
17
],
"PH2AMP": [
"PH2AMP",
"iYIEc",
"module",
18
],
"mcu_regfile": [
"mcu_regfile",
"HWLgR",
"module",
19
],
"DW_mult_pipe_0000_0002": [
"DW_mult_pipe_0000_0002",
"SiiVi",
"module",
38
],
"DW_mult_pipe_0000_0000": [
"DW_mult_pipe_0000_0000",
"HNRiG",
"module",
37
],
"qbmcu_busdecoder": [
"qbmcu_busdecoder",
"jAiwN",
"module",
21
],
"qbmcu": [
"qbmcu",
"xnbfb",
"module",
20
],
"qbmcu_regfile_0000": [
"qbmcu_regfile_0000",
"Hit7c",
"module",
23
],
"spi_slave": [
"spi_slave",
"eAsJz",
"module",
25
],
"digital_top": [
"digital_top",
"rTmJG",
"module",
46
],
"IIR_Filter": [
"IIR_Filter",
"rLaFI",
"module",
34
],
"z_dsp": [
"z_dsp",
"zpIk1",
"module",
35
],
"DW_mult_pipe_0000_0003": [
"DW_mult_pipe_0000_0003",
"ZpmS6",
"module",
39
],
"DW02_mult_0004": [
"DW02_mult_0004",
"hwIug",
"module",
41
],
"DW02_mult_0005": [
"DW02_mult_0005",
"UIt6b",
"module",
42
],
"spi_if": [
"spi_if",
"IHYdB",
"module",
44
],
"...MASTER...": [
"SIM",
"amcQw",
"module",
45
]
},
"cpu_cycles_pass2_start": 5365256217784336,
"SIMBData": {
"archive": "archive.161/_367_archive_1.a",
"out": "amcQwB.o",
"bytes": 163906,
"text": 0
},
"PEModules": [],
"CurCompileUdps": {},
"CompileStrategy": "fullobj",
"incremental": "on",
"CurCompileModules": [
"...MASTER...",
"_vcs_unit__504089786",
"std",
"sram_if",
"sram_if_0000",
"ctrl_regfile",
"param_lut_0002",
"modout_mux",
"intpll_regfile",
"sirv_gnrl_dffl",
"sirv_gnrl_ltch",
"dac_regfile",
"debug_top",
"tsdn28hpcpuhdb128x128m4mw_170a",
"tsdn28hpcpuhdb128x128m4mw_170a_Int_Array",
"tsdn28hpcpuhdb4096x32m4mw_170a",
"tsdn28hpcpuhdb4096x32m4mw_170a_Int_Array",
"TSDN28HPCPUHDB4096X32M4MWR",
"TSDN28HPCPUHDB4096X32M4MWR_Int_Array",
"tsdn28hpcpuhdb64x32m4mw_170a_Int_Array",
"PH2AMP",
"mcu_regfile",
"qbmcu_busdecoder",
"qbmcu",
"qbmcu_datalatch",
"qbmcu_regfile_0000",
"rst_gen_unit",
"spi_slave",
"system_regfile",
"channel_top",
"digital_top",
"digital_top",
"dacif",
"xy_dsp",
"DUC_HB2",
"DUC_HB3",
"DUC_HB4",
"DUC4",
"IIR_Filter",
"z_dsp",
"TB",
"DW_mult_pipe_0000_0000",
"DW_mult_pipe_0000_0002",
"DW_mult_pipe_0000_0003",
"DW01_addsub",
"DW02_mult_0004",
"DW02_mult_0005",
"spi_if"
],
"LVLData": [
"SIM"
],
"rlimit": {
"data": -1,
"stack": -1
},
"CompileStatus": "Successful"
}