SPI_Test/tb/chip_top/spi_if.sv

18 lines
179 B
Systemverilog

interface spi_if(input clk,input rstn);
//timeunit 1ns;
//timeprecision 1ps;
logic sclk;
logic csn;
logic mosi;
logic miso;
endinterface : spi_if