SPI_Test/tb/testbench/spi_tb/spi_if.sv

19 lines
201 B
Systemverilog
Raw Normal View History

2024-06-25 16:41:01 +08:00
interface spi_if(input clk,input rstn);
//timeunit 1ns;
//timeprecision 1ps;
logic sclk;
logic csn;
logic mosi;
logic miso;
logic error_check;
endinterface : spi_if