92 lines
4.0 KiB
ArmAsm
92 lines
4.0 KiB
ArmAsm
|
# See LICENSE for license details.
|
||
|
|
|
||
|
|
#*****************************************************************************
|
||
|
|
# rorw.S
|
||
|
|
#-----------------------------------------------------------------------------
|
||
|
|
#
|
||
|
|
# Test rorw instruction.
|
||
|
|
#
|
||
|
|
|
||
|
|
#include "riscv_test.h"
|
||
|
|
#include "test_macros.h"
|
||
|
|
|
||
|
|
RVTEST_RV64U
|
||
|
|
RVTEST_CODE_BEGIN
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Arithmetic tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_RR_OP( 2, rorw, 0x0000000000000001, 0x0000000000000001, 0 );
|
||
|
|
TEST_RR_OP( 3, rorw, 0xffffffff80000000, 0x0000000000000001, 1 );
|
||
|
|
TEST_RR_OP( 4, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_OP( 5, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_OP( 6, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
|
||
|
|
TEST_RR_OP( 7, rorw, 0xffffffffffffffff, 0xffffffffffffffff, 0 );
|
||
|
|
TEST_RR_OP( 8, rorw, 0xffffffffffffffff, 0xffffffffffffffff, 1 );
|
||
|
|
TEST_RR_OP( 9, rorw, 0xffffffffffffffff, 0xffffffffffffffff, 7 );
|
||
|
|
TEST_RR_OP( 10, rorw, 0xffffffffffffffff, 0xffffffffffffffff, 14 );
|
||
|
|
TEST_RR_OP( 11, rorw, 0xffffffffffffffff, 0xffffffffffffffff, 31 );
|
||
|
|
|
||
|
|
TEST_RR_OP( 12, rorw, 0x0000000021212121, 0x0000000021212121, 0 );
|
||
|
|
TEST_RR_OP( 13, rorw, 0xffffffff90909090, 0x0000000021212121, 1 );
|
||
|
|
TEST_RR_OP( 14, rorw, 0x0000000042424242, 0x0000000021212121, 7 );
|
||
|
|
TEST_RR_OP( 15, rorw, 0xffffffff84848484, 0x0000000021212121, 14 );
|
||
|
|
TEST_RR_OP( 16, rorw, 0x0000000042424242, 0x0000000021212121, 31 );
|
||
|
|
|
||
|
|
# Verify that shifts only use bottom six(rv64) or five(rv32) bits
|
||
|
|
|
||
|
|
TEST_RR_OP( 17, rorw, 0x0000000021212121, 0x0000000021212121, 0xffffffffffffffc0 );
|
||
|
|
TEST_RR_OP( 18, rorw, 0xffffffff90909090, 0x0000000021212121, 0xffffffffffffffc1 );
|
||
|
|
TEST_RR_OP( 19, rorw, 0x0000000042424242, 0x0000000021212121, 0xffffffffffffffc7 );
|
||
|
|
TEST_RR_OP( 20, rorw, 0xffffffff84848484, 0x0000000021212121, 0xffffffffffffffce );
|
||
|
|
|
||
|
|
TEST_RR_OP( 21, rorw, 0x0000000042424242, 0x0000000021212121, 0xffffffffffffffff );
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Source/Destination tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_RR_SRC1_EQ_DEST( 22, rorw, 0x0000000002000000, 0x00000001, 7 );
|
||
|
|
TEST_RR_SRC2_EQ_DEST( 23, rorw, 0x0000000000040000, 0x00000001, 14 );
|
||
|
|
TEST_RR_SRC12_EQ_DEST( 24, rorw, 0x0000000060000000, 3 );
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Bypassing tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_RR_DEST_BYPASS( 25, 0, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_DEST_BYPASS( 26, 1, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_DEST_BYPASS( 27, 2, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
|
||
|
|
TEST_RR_SRC12_BYPASS( 28, 0, 0, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_SRC12_BYPASS( 29, 0, 1, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_SRC12_BYPASS( 30, 0, 2, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
TEST_RR_SRC12_BYPASS( 31, 1, 0, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_SRC12_BYPASS( 32, 1, 1, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_SRC12_BYPASS( 33, 2, 0, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
|
||
|
|
TEST_RR_SRC21_BYPASS( 34, 0, 0, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_SRC21_BYPASS( 35, 0, 1, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_SRC21_BYPASS( 36, 0, 2, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
TEST_RR_SRC21_BYPASS( 37, 1, 0, rorw, 0x0000000002000000, 0x0000000000000001, 7 );
|
||
|
|
TEST_RR_SRC21_BYPASS( 38, 1, 1, rorw, 0x0000000000040000, 0x0000000000000001, 14 );
|
||
|
|
TEST_RR_SRC21_BYPASS( 39, 2, 0, rorw, 0x0000000000000002, 0x0000000000000001, 31 );
|
||
|
|
|
||
|
|
TEST_RR_ZEROSRC1( 40, rorw, 0, 15 );
|
||
|
|
TEST_RR_ZEROSRC2( 41, rorw, 32, 32 );
|
||
|
|
TEST_RR_ZEROSRC12( 42, rorw, 0 );
|
||
|
|
TEST_RR_ZERODEST( 43, rorw, 1024, 2048 );
|
||
|
|
|
||
|
|
TEST_PASSFAIL
|
||
|
|
|
||
|
|
RVTEST_CODE_END
|
||
|
|
|
||
|
|
.data
|
||
|
|
RVTEST_DATA_BEGIN
|
||
|
|
|
||
|
|
TEST_DATA
|
||
|
|
|
||
|
|
RVTEST_DATA_END
|