SPI_Test/tb/qumcu/isa/rv64mi/sh-misaligned.S

39 lines
691 B
ArmAsm
Raw Normal View History

2024-06-25 16:41:01 +08:00
# See LICENSE for license details.
#*****************************************************************************
# sh-unaligned.S
#-----------------------------------------------------------------------------
#
# Test that misaligned stores work or raise the correct exception
# This test assumes the target is little-endian
#
#include "riscv_test.h"
#include "test_macros.h"
RVTEST_RV64M
RVTEST_CODE_BEGIN
TEST_ST_OP( 2, lh, sh, 0x1234, 0, tdat );
TEST_ST_OP( 3, lh, sh, 0x5678, 1, tdat );
2:
TEST_PASSFAIL
.align 2
.global mtvec_handler
mtvec_handler:
MISALIGNED_STORE_HANDLER
RVTEST_CODE_END
.data
RVTEST_DATA_BEGIN
TEST_DATA
tdat:
.zero 4
RVTEST_DATA_END