SPI_Test/tb/qumcu/isa/case/Sll_0x8_test/main.s

8 lines
79 B
ArmAsm
Raw Normal View History

2024-06-25 16:41:01 +08:00
addi x1, x0,1
addi x2, x0,8
addi x4, x0, 15
loop:
sll x1,x1,x2
bne x1,x0,loop