SPI_Test/tb/qumcu/isa/case/JR_test/user.sv

27 lines
713 B
Systemverilog
Raw Permalink Normal View History

2024-06-25 16:41:01 +08:00
initial begin
#10ns;
wait(tbtop.U_CHIP_TOP.U_qbmcu.U_qbmcu_regfile.regfile[1].rfno0.rf_dfflr.qout_r == 32'h18);
wait(tbtop.U_CHIP_TOP.U_qbmcu.U_qbmcu_regfile.regfile[6].rfno0.rf_dfflr.qout_r == 32'h01234000);
wait(tbtop.U_CHIP_TOP.U_qbmcu.U_qbmcu_regfile.regfile[7].rfno0.rf_dfflr.qout_r == 32'h08765008);
wait(`TB_DRAM.mem[0] == 32'h01004000);
wait(`TB_DRAM.mem[1] == 32'h08765008);
TEST_PASS;
end
initial begin
#100us;
$display("\n");
$display("*\tDDATA: 0x00: %h", `TB_DRAM.mem[0]);
$display("*\tDDATA: 0x04: %h", `TB_DRAM.mem[1]);
$display("\n----------------------------------------\n");
$display("\t Timeout Error !!!!\n");
TEST_FAIL;
end